| Document |
Document Title |
|
WO/2002/091188A1 |
An apparatus for gathering queue performance data includes an event conditioning logic unit (220) that receives a queue enter signal (211), a queue exit signal (213), and a queue not empty signal (215) from a queue (210). This apparatus ...
|
|
WO/2002/088928A2 |
The invention relates to an improved method and to a corresponding device for adapting the data rate of a data stream while using a first in, first out (FIFO) memory (1) into which data packets of the data stream with a first data rate a...
|
|
WO/2002/082348A2 |
Method and system for real time monitoring of activities within a health care tracking environment generates a substantially complete and accurate electronic patient care record, and makes information on evaluation of patient care, inclu...
|
|
WO/2002/079971A1 |
Disclosed is a programmable buffer circuit (16) for interfacing a CPU (12) to a plurality of channel interfaces (814). The buffer circuit includes a dual port memory (18) having a first port coupled to a CPU data bus and a second port co...
|
|
WO/2002/078227A2 |
In parallel networks that include a transmission media and at least one I/O processor connected to the transmission media by a core, a buffering device is provided that compensates for different latencies from all physical lanes in data ...
|
|
WO/2002/077829A2 |
A communication system includes a core for providing speed reduction in communications between a transmission media and a processor having an upper link layer in a parallel-serial architecture. The core includes a lower logic layer, seri...
|
|
WO/2002/071248A2 |
According to the invention, memories are associated with a reconfigurable component (VPU) at the inputs and outputs thereof, so that the internal data processing and particularly the reconfiguration cycles can be decoupled from the exter...
|
|
WO/2002/071196A2 |
The invention relates to a data processing unit (VPU) comprising logic cells (PAEs) clocked in operational fields in different configuration states and a clocking input means for setting the clocking of the logic cell. According to the i...
|
|
WO/2002/069500A1 |
The present invention provides for the compression of digital and analog data for storage and transmission. Analog data in the form of an analog signal (3) is converted into a digital signal (6) by an analog-to-digital converter (5). The...
|
|
WO/2002/063776A2 |
The invention concerns a method for compressing a structured document comprising nested information elements, the document being associated with at least a tree-like structure schema (1) defining a structure of the document and comprisin...
|
|
WO/2002/063461A1 |
The invention discloses a method of improving the playback of streamed media on a client device by overcoming problems caused by variations in the transmission delay of packets due to network and transport protocol operation and variatio...
|
|
WO2002019535A9 |
Logic circuitry performs a matching algorithm function. A memory produces a match signal that indicates which memory cells contain data that matches input address data to the memory. A first logic AND function performs a logic AND betwee...
|
|
WO/2002/060226A1 |
An improved technique of interfacing a computer lighting device to a control computer is disclosed, wherein a hardware device is interposed between the control computer and the lighting device. The hardware device handles certain functio...
|
|
WO/2002/057891A1 |
A plurality of data signal delay (102) and sampling (103) circuits are connected to a clock terminal and a parallel data terminal to provide time-slice bit samples of each information bit of a parallel data signal. A comparator (104) and...
|
|
WO/2002/056478A1 |
Data is compressed through implementing the inserting of a regressive reference string scheme, each such reference replacing a particular data string through referring to an associated earlier data string of identical content. In particu...
|
|
WO/2002/054227A1 |
In one embodiment, a modulo addressing unit for a processor is described that includes a plurality of adders to generate an uncorrected target modulo address and at least one corrected target modulo address in parallel. A comparator sele...
|
|
WO/2002/052399A1 |
A method for controlling a jitter buffer and a communication apparatus implementing the method and functioning as a first node of a communication system, wherein the jitter buffer is adapted to buffer a stream of blocks of compressed spe...
|
|
WO/2002/050655A2 |
A device for controlling a stream of data packets, comprising: a buffer (2) means (4) adapted to monitor a fill level of said buffer (2), means (5) to detect a fill level condition of said buffer (2), in which incoming data has to be dro...
|
|
WO/2002/050656A2 |
Techniques for indicating partial fullness levels of a FIFO comprising a plurality of stages using a partial fullness detector, such as a m-out-of-n detector. According to an embodiment, the m-out-of-n detector is coupled to 'n' stages o...
|
|
WO2000057268A9 |
A system (20) converts data from input field types to output field types. The system (20) receives a plurality of input attributes and output attributes from an application program (10), dynamically generates a plurality of data field co...
|
|
WO/2002/033537A1 |
The present invention proposes a multiplier device performing multiplication of different powers of two serially in time (not in parallel) in order to further reduce the area needed for a hardware realization. By virtue thereof, it is en...
|
|
WO/2002/031658A2 |
The invention relates to a method for configuring a memory with I/O support. The aim of the invention is to guarantee the processor and I/O functional units that function in time-critical conditions the appropriate priority for data acce...
|
|
WO/2002/031664A2 |
A system, method and article of manufacture are provided for data transfer across different clock domains. A request for transferring data from a sending (transmitting) process in a first domain to a receiving process in a second domain ...
|
|
WO/2002/027464A2 |
A novel FIFO data structure in the form of a multi-dimensional FIFO. For a rectangular multi-dimensional FIFO, data items are received at an input of an N-row-by-M-column FIFO array of cells and transferred to an output, via a predetermi...
|
|
WO2000046661A9 |
The drift between a write pointer and a read pointer processing packets of data through a FIFO buffer is compensated for by adjusting the start of the read pointer relative to the write pointer. The FIFO buffer is sized to include a numb...
|
|
WO/2002/023326A1 |
Operations that involve denormalized numbers are handled by restructuring the input values for an operation as normalized numbers, and performing calculations on the normalized numbers. As a first step in the process of performing an ope...
|
|
WO/2002/023476A2 |
A signal processing apparatus for processing signals like video, audio or graphics contains signal processor units that produce and consume a stream of data items relating to samples along at least one dimension of an at least one dimens...
|
|
WO/2002/021285A2 |
A circuit arrangement, apparatus and method control the transfer of data into an intermediate buffer (28) associated with a split transaction interconnect or bus (16a) by conditioning such transfer on both the amount of free space in the...
|
|
WO/2002/021848A1 |
The invention concerns a method for compressing and decompressing a structured document, associated with at least a tree diagram structure (1; 31, 39, 43) defining a document structure and comprising nested structure elements, associated...
|
|
WO/2002/019093A1 |
An instruction set architecture (ISA) for application specific signal processor (ASSP) is tailored to digital signal processing applications. The ISA implemented with the ASSP, is adapted to DSP algorithmic structures. The ISA of the pre...
|
|
WO/2002/017494A2 |
A gray-code counter system (AP1) for a RAM-based FIFO comprises a read pointer (10), a write pointer (20), and a detector (30). The read pointer includes a gray-code decoder (11), a binary incrementer (12), a gray-code encoder (13), and ...
|
|
WO/2002/014992A1 |
A system and method for synchronizing the skip pattern to two clock domains and initializinbg the clock skipping buffer (50) which enables data transfers between the two clock domains. In one embodiment, a circuit comprises a pair of ali...
|
|
WO/2002/008917A1 |
A queuing architecture and method for scheduling disk drive access requests in a video server. The queuing architecture employs at least two access request queues (221; 222, 223) for each disk drive (120) within a disk drive (120) within...
|
|
WO/2002/003206A2 |
An architecture and techniques of the present invention combine multiple queues into a single multientity queue that functions in conjunction with a free queue embodied within the multientity queue. This multienity queue enables a device...
|
|
WO/2002/003745A2 |
A technique is disclosed for scheduling data parcels from at least one client process to be output for transmission over a first communication line having an associated first bit rate. The at least one client process may include a plural...
|
|
WO/2002/003612A2 |
A technique is described for providing service to multiple ports sharing common scheduling resources. According to one implementation, the scheduling technique of the present invention may be used to dynamically balance the frequency of ...
|
|
WO/2002/003629A2 |
A improved connection shaping technique is disclosed, whereby at least one high-priority 'preemptive' service flow is initiated at a customer entity in order to limit or restrict the effective usable bandwidth on a particular line or con...
|
|
WO/2001/099288A1 |
The present invention relates to method and apparatus of converting a series of data words into modulated signals. This method divides a data word, which a sync signal is to be added in front or rear of when it is written in a recording ...
|
|
WO/2001/099287A1 |
The present invention relates to method and apparatus for converting a series of data words into modulated signals. This method generates for each data word a number of intermediate sequences by combining mutually different digital words...
|
|
WO/2001/095088A1 |
A system and method for creating a source document and presenting the source document to a user in a target format are described. A construction user interface area (437) is presented to enable a user to create the source document in a s...
|
|
WO/2001/095123A1 |
The present invention relates to data representation and more paricularly to a system and method for creating a source document and presenting the source document to a user in a target format. The system selects the target DTD of the tar...
|
|
WO/2001/095089A2 |
A FIFO design interfaces a sender subsystem and a receiver subsystem operating on different time domains. The sender subsystem and the receiver subsystem may be synchronous or asynchronous. The FIFO circuit includes a put interface confi...
|
|
WO/2001/093051A1 |
A data processing system and a data processing method control the feed of a clock in accordance with various processing instructions issued from an instruction issuer, and request a data transfer without finishing the data processing ins...
|
|
WO/2001/086449A2 |
A system and method for compensating for differences between a recovered receive clock and an internal transmit clock in an elastic buffer and thereby preventing corruption of data. In one embodiment, the system comprises a circularly ac...
|
|
WO/2001/082053A2 |
A FIFO design interfaces a sender subsystem and a receiver subsystem working at different speeds. Global control signals relating to whether the FIFO is nearly full or nearly empty are synchronized to the sender subsystem clock and the r...
|
|
WO/2001/082081A2 |
An integrated circuit includes an address register, clocked by the clock signal corresponding to the TAP, used to address a control/status register within the integrated circuit. The address register receives a signal indicating that an ...
|
|
WO/2001/079987A1 |
A synchronization circuit (P2P) for interfacing a first digital circuit functioning with a first clock (CLK1) and a second digital circuit functioning with a second clock (CLK2) that may be different from the first clock (CLK1) in terms ...
|
|
WO2000038063A9 |
A method and system for allocating memory. The computer system on which the memory allocation system executes may support the simultaneous execution of multiple threads. Under control of a thread, the memory allocation system first ident...
|
|
WO/2001/071482A1 |
A first-in first-out buffer (FIFO) with multiple outputs. The FIFO has an input for writing data into the FIFO. The FIFO has multiple outputs for reading the data out of the FIFO. Each output is independent from the other outputs, and ca...
|
|
WO2001004724A9 |
A partitioned shift right logic circuit (300) that is programmable and contains rounding support (310a, 310b, 320a, 330a, and 330b). The circuit of the present invention accepts 32-bit value (360) and a shift amount (350) and then perfor...
|
