Login| Sign Up| Help| Contact|

Patent Searching and Data


Matches 51 - 100 out of 853,211

Document Document Title
WO/2017/198737A1
An apparatus (1) for processing a multichannel audio signal (100) is provided, comprising a plurality of channel signals (x1, x2). The apparatus performs a time scale modulation of the multichannel audio signal (100) and comprises a phas...  
WO/2017/201339A1
A system and methods for manufacturing devices such as flexures using process coupons are described. The method includes performing a test on at least one feature of a coupon, the coupon is included on an assembly sheet used in manufactu...  
WO/2017/200888A1
The present invention relates to a flash memory cell with only four terminals and decoder circuitry for operating an array of such flash memory cells. The invention allows for fewer terminals for each flash memory cell compared to the pr...  
WO/2017/200657A1
Systems and methods relate to memory operations in a memory array. A compare operation is performed using a sense amplifier. True and complement versions of a search bit are compared with true and complement versions of a data bit stored...  
WO/2017/197917A1
A shift register and an operation method therefor. The shift register comprises: an input module (31), connected to an input terminal (INPUT) and a pull-up node (PU) of the shift register; a reset module (32), connected to a reset signal...  
WO/2017/196369A1
An integrated circuit device can include a plurality of SRAM cells, each including a pair of latching devices having controllable current paths connected to first and second latching nodes, and control terminals cross-coupled between the...  
WO/2017/196424A1
A memory system includes blocks (or other groupings) of memory cells including data memory cells and dummy memory cells. In order to mitigate program disturb or other issues, the memory system applies a gate voltage based on temperature ...  
WO/2017/196423A1
A system for using bad blocks in a memory system is proposed. The system includes accessing an identification of a plurality of bad blocks and corresponding error codes which, for example, were generated during a manufacturing test and s...  
WO/2017/197108A1
A semiconductor device may include a plurality of memory cells, and at least one peripheral circuit coupled to the plurality of memory cells and comprising a superlattice. The superlattice may include a plurality of stacked groups of lay...  
WO/2017/193775A1
A shift register unit, a gate drive circuit and a drive method therefor, and a display device. The shift register unit comprises a first control unit (10), a second control unit (20), a first pull-up unit (30), a second pull-up unit (40)...  
WO/2017/197030A1
A suspension having a DSA structure on a gimbaled flexure includes a loadbeam and a flexure attached to the loadbeam. The flexure includes a metal layer with a pair of spring arms, a tongue including a slider mounting surface, and a pair...  
WO/2017/195865A1
This magnetic recording medium comprises an elongated substrate, and a strengthening layer and a carbon thin film that are provided on one surface of the substrate.  
WO/2017/195866A1
A first embodiment of this magnetic recording medium comprises an elongated substrate that has a first surface and a second surface, a first strengthening layer that is provided on the first surface, a second strengthening layer that is ...  
WO/2017/197235A2
A quantum memory system includes a doped polycrystalline ceramic optical device, a magnetic field generation unit, and one or more pump lasers. The doped polycrystalline ceramic optical device is positioned within a magnetic field of the...  
WO/2017/195874A1
Provided are the following: a memory device that has a compact circuit structure and can flexibly support the number of dimensions of reference data when retrieving data similar to search data; and a memory system. Provided is the memory...  
WO/2017/194335A2
A programming device (110) arranged to obtain and store a random bit string in a memory device (100), the memory device (100) comprising multiple one-time programmable memory cells (122), a memory cell having a programmed state and a not...  
WO/2017/193644A1
A shift register unit and method thereof. The shift register unit includes an output port (Output) for outputting a driving signal. The shift register unit further includes a first output node control sub-circuit (11) for controlling an ...  
WO/2017/196918A1
A method of forming an array of cross point memory cells comprises using two, and only two, masking steps to collectively pattern within the array spaced lower first lines, spaced upper second lines which cross the first lines, and indiv...  
WO/2017/195541A1
The present invention pertains to a composition for forming a volume hologram recording layer, the composition including: a matrix resin or a precursor thereof; a radical polymerizable monomer; a radical polymerization initiator; and a p...  
WO/2017/195206A1
There is provided a method comprising: accessing a rich video document (RVD) comprising a multi-layer hierarchical data structure mapping hierarchical associations of rendered content items arranged such that a node at a relatively highe...  
WO/2017/192759A1
A memory component includes a first memory bank. The first memory bank has a plurality of sub-arrays having sub-rows of memory elements. The memory component includes a write driver, coupled to the first memory bank, to perform a write o...  
WO/2017/192159A2
In an example, a method may include increasing a voltage applied to an unprogrammed first memory cell in a string of series-connected memory cells from a first voltage to a second voltage while a voltage applied to second memory cells in...  
WO/2017/192209A1
An integrated circuit (IC) is disclosed herein for accelerating memory access with an output latch. In an example aspect, the output latch includes a data storage unit, first circuitry, and second circuitry. The data storage unit include...  
WO/2017/192626A1
A memory subsystem includes a data bus to couple a memory controller to one or more memory devices. The memory controller and one or more memory devices transfer data for memory access operations. The data transfer includes the transfer ...  
WO/2017/191243A1
A method and a device for generating a composite video are provided. The method comprises obtaining primary and secondary video segments each comprising a sequence of intra-coded I frames and predicted P frames, the primary and secondary...  
WO/2017/191706A1
The present invention reduces a necessary buffer capacity in the memory control circuit of a memory having a plurality of memory blocks. The memory control circuit is provided with an interface and a control unit. The interface receives ...  
WO/2017/192922A1
Apparatus, systems and methods for use in imparting linear tonearm tracking for a record player are provided. The systems can include a joint member having three separate movable connections to a tonearm, guiding slot and slidable pivot ...  
WO/2017/190308A1
A mobile solid state disk (1), comprising a circuit substrate (10), a power supply management module (20), a plurality of Flash storage modules (30), a master control module (40), an interface conversion module (80), a golden finger inte...  
WO/2017/189081A1
A storage system and method for using hybrid blocks with sub-block erase operations are provided. In one embodiment, a storage system is provided comprising a memory comprisiiig a block, wherein the block comprises a first sub-block and ...  
WO/2017/189074A1
Read operations are performed in a multi-plane memory device. A state machine interfaces an external controller to each plane of memory cells to allow reading from selected word lines in the planes. In one approach, different types of re...  
WO/2017/189179A1
A memory device that includes a substrate of semiconductor material of a first conductivity type, first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type, wi...  
WO/2017/185233A1
Disclosed in embodiments of the present invention is a method for controlling playback of an audio file, comprising: an audio playback apparatus obtains identification information corresponding to an audio file; the audio playback appara...  
WO/2017/189175A1
A memory and a method for operating a memory are provided. The memory includes a memory cell having a first circuit to store a bit and a second circuit to decouple the stored bit from a power supply and from a return. The method includes...  
WO/2017/189065A1
A memory having a delayed write-back to the array of data corresponding to a previously opened page allows delays associated with write-back operations to be avoided. After an initial activation opens a first page and the read/write oper...  
WO/2017/188320A1
The present invention provides an aluminum alloy substrate for a magnetic disk in which disk fluttering is less likely to occur. This aluminum alloy substrate for a magnetic disk is characterized in that the sum of the circumferential le...  
WO/2017/189078A1
Systems and method are directed to accessing a Dynamic Random Access Memory (DRAM) system. A DRAM controller is designed to determine that a DRAM bank of a DRAM system is in a self-refresh state and allow one or more commands to access t...  
WO/2017/185120A1
Disclosed is a molecularly imprinted polymer (9) for storing a defined value of a numerical code, more particularly a binary code, in the molecular imprints of said polymer, and a method for the production of said polymer. The molecular ...  
WO/2017/189088A1
To provide enhanced data storage devices and systems, various systems, architectures, apparatuses, and methods, are provided herein. In a first example, a multi-layer resistive random access memory (ReRAM) array is provided. Active layer...  
WO/2017/185822A1
A shift register, a gate driver circuit comprising the shift register, and an array substrate comprising the gate driver circuit. The shift register comprises a buffer discharging unit, a maintaining unit, an output unit, a pull-down uni...  
WO/2017/189050A1
Aspects of the technology include receiving (702) data indicative of a change from a first user status to a second user status, generating (704) a timestamp indicative of a time at which the change in user status occurred, and storing (7...  
WO/2017/189984A1
This invention relates to an audio watermarking system and processes. Previously, there was no effective system for protecting music at the source of creation. Embodiments of the present invention involve the user opening (110) a digital...  
WO/2017/187699A1
The purpose of the present invention is to carry out, in addition to a backup of job data, a sensing and prediction of an occurrence of a malfunction of a storage device. A gateway (200) registers, in a memory (211), job data which is ac...  
WO/2017/188004A1
[Problem] The problem to be solved by the present invention is to provide a magnetic recording medium provided with a jet black magnetic stripe devoid of reddishness. [Solution] The present invention a magnetic recording medium having a ...  
WO/2017/189072A1
A volatile resistive memory device includes a resistive memory element including a barrier material portion and a charge-modulated resistive memory material portion. The barrier material portion includes a material selected from germaniu...  
WO/2017/189073A1
To prevent data loss due to latent defects, a non-volatile memory system will use a leakage detection circuit to test for small amounts of leakage that indicate that the memory is susceptible to failure.  
WO/2017/186013A1
A method for entry check. The method is applied to a data communication device, comprising: issuing, to a hardware chip (12) in the data communication device, at least two data entries having the same content; and determining, by compari...  
WO/2017/189098A1
Integrated circuits with an array of memory cells are provided. Each memory cell may include at least one pair of cross-coupled inverters, write access transistors, and optionally a separate read port. The cross-coupled inverters in each...  
WO/2017/189205A1
An apparatus includes a memory module socket having a base end and a branching point. The base end is coupled to a printed circuit board (PCB). The branching point is external to the PCB. A first branch extends from the branching point a...  
WO/2017/187196A1
A method for sharing content comprising: at a data store: storing media; storing interaction data for a first user, wherein the interaction data indicates interactions of the first user with the media in relation to augmentation of the m...  
WO/2017/187688A1
This reproduction device includes a reproduction signal generation circuit and a phase extraction circuit. The reproduction signal generation circuit obtains a reproduction signal by calculating a first difference signal a which is a dif...  

Matches 51 - 100 out of 853,211