| Document |
Document Title |
|
WO/2018/207523A1 |
An aluminum alloy substrate for magnetic disks, which is characterized by being formed of an aluminum alloy that contains 0.4-3.0 mass% of Fe with the balance made up of Al and unavoidable impurities, and which is also characterized in t...
|
|
WO/2018/208791A1 |
A method for detecting defects in objects includes: controlling, by a processor, one or more depth cameras to capture a plurality of depth images of a target object; computing, by the processor, a three-dimensional (3-D) model of the tar...
|
|
WO/2018/206920A1 |
The present techniques generally relate to correlated electron switch elements, and may relate more particularly to sensing impedance states of correlated electron switch elements.
|
|
WO/2018/206556A1 |
The invention relates to a layer structure comprising a curable protective layer C and a photopolymer layer B, a method for producing such a layer structure, a method for producing a hologram using said layer structure, a sealed holograp...
|
|
WO/2018/208445A1 |
Apparatuses for signal boost are disclosed, an example apparatus includes: first and second digit lines coupled to memory cells; a sense amplifier including: first and second transistors having gates operatively coupled to the first digi...
|
|
WO/2018/205543A1 |
A shift register, a method for driving same, a gate integrated drive circuit and a display device. The shift register comprises an input control circuit (101), a first output control circuit (102), a pull-up control circuit (103), a firs...
|
|
WO/2018/207618A1 |
The present invention relates to a read-only optical information recording medium in which at least one reflection film and at least one optically transparent layer are stacked sequentially on a substrate and with which information is pl...
|
|
WO/2018/208881A1 |
Methods, systems, and devices for plate node configurations and operations for a memory array are described. A single plate node of a memory array may be coupled to multiple rows or columns of memory cells (e.g., ferroelectric memory cel...
|
|
WO/2018/208584A2 |
The present disclosure includes apparatuses and methods related to refresh in memory. An example apparatus can refresh an array of memory cells in response to a portion of memory cells in an array having threshold voltages that are great...
|
|
WO/2018/205322A1 |
A shift element temporary storage circuit, a waveform generation method thereof, and a display panel applying same. The shift element temporary storage circuit comprises: a multi-stage shift register (300) including: a first switch (T10)...
|
|
WO/2018/208385A1 |
Apparatuses and methods for configurable command and data input circuits for semiconductor memories are described. Example apparatuses include input signal blocks, clock blocking circuits, data input blocks, driver circuits, and data rec...
|
|
WO/2018/206921A1 |
The present techniques generally relate to correlated electron switch elements and, more particularly, to controlling current through correlated electron switch elements during programming operations.
|
|
WO/2018/206498A1 |
The invention relates to a sealed holographic medium comprising a layer structure B'-C1'-C2', a method for producing the sealed holographic medium, a kit of parts, a layer structure comprising a protective layer and a substrate layer, an...
|
|
WO/2018/206503A1 |
The invention relates to a holographic medium containing a layer structure comprising a curable protective layer C and a photopolymer layer B, a method for producing a holographic medium of this kind, a method for producing a hologram us...
|
|
WO/2018/206955A1 |
The present techniques generally relate to methods, systems and devices for operation of correlated electron switch (CES) devices. In one embodiment, a CES device may be placed in any one of multiple impedance states in a write operation...
|
|
WO/2018/207353A1 |
A reconfigurable circuit comprising: a complementary resistive switch; a write circuit to configure the complementary resistive switch; a read circuit to get ON/OFF information of the complementary resistive switch; a register to store O...
|
|
WO/2018/204755A1 |
A system and a method for the deterministic generation of magnetic skyrmions includes a magnetic strip configured to store and transport skyrmions. The magnetic strip includes one or more spatial inhomogeneities configured to generate a ...
|
|
WO/2018/204028A1 |
Systems and methods are provided for implementing an array rest mode. An example system includes at least one mode register configured to enable an array reset mode, a memory cell array including one or more sense amplifiers, and control...
|
|
WO/2018/201791A1 |
A shift register unit, a drive method therefor, a gate drive circuit, and a display apparatus, comprising: a shift register (10) and a potential stabilisation module (20), the potential stabilisation module (20) being used for respective...
|
|
WO/2018/201750A1 |
A shift register unit and a drive method therefor, a gate drive circuit and a display apparatus. The shift register unit comprises: a shift drive sub-circuit (10) for storing the voltage across a signal input end (INPUT) or outputting th...
|
|
WO/2018/204785A1 |
A multilayer structure comprising FM/NM/FM layers enhances the amplitude of the unidirectional spin Hall magnetoresi stance (USMR) thanks to an additional FM/NM layer interface. The USMR can be used to detect the in-plane magnetization d...
|
|
WO/2018/201517A1 |
A shift register circuit and a display panel using same. The shift register circuit (300) comprises a plurality of levels of shift registers, each shift register comprising: a first switch (T10), a control end (101a) of the first switch ...
|
|
WO/2018/204086A1 |
Memory packages, memory modules, and circuit boards are described. In an embodiment, single channel memory packages are mounted on opposite sides of a circuit board designed with a first side also designed to accept dual channel memory p...
|
|
WO/2018/201195A1 |
The invention relates to devices, systems, and methods configured to enable generation, capture, processing, and/or management of digital media data. A device (100) according to one embodiment includes a media capture module (101) and a ...
|
|
WO/2018/201815A1 |
A shift register (10), comprising: node control circuits (11, 12), configured to set the potential at a first node (PU) under the control of an input signal (INPUT), a reset signal (RESET), and the potential at a second node (PD), and to...
|
|
WO/2018/201326A1 |
The present invention belongs to the field of home appliances, and provides a method for adjusting a playback mode according to a watching state and a digital television. The method comprises: recording the way in which a user watches te...
|
|
WO/2018/203468A1 |
A magnetic recording medium comprises a recording layer that includes a powder of particles including ε iron oxide, the ratio ((Hc(50)/Hc(25)) × 100) of the coercive force Hc (50) measured in the thickness direction of the magnetic rec...
|
|
WO/2018/203966A1 |
Apparatuses and techniques are described for reducing or eliminating program disturb in non-volatile storage. In one aspect, the ramp rate of a voltage applied to a dummy word line is reduced during programming of edge word lines. In one...
|
|
WO/2018/204100A1 |
Systems and methods are provided for controlling video playback speed using user interaction. An user input may be detected during an aspect of video playback. The user input may correspond to, for example, adding user notes or drawings ...
|
|
WO/2018/200358A1 |
The present disclosure includes apparatuses and methods related to accessing data in memory. One example method comprises storing data associated with a first operation in a first sense amplifier responsive to receiving a request to perf...
|
|
WO/2018/198010A1 |
Various arrangements are presented for managing video content navigation Metadata may be acquired that designates one or more portions of a programming content item as mapped to a predefined category selected from a plurality of predefin...
|
|
WO/2018/195616A1 |
The present patent of invention relates to a reader device for biological samples used in the field of remote laboratory tests (TLR), for clinical diagnostic purposes, based on an optimized design constituted by a cowling (C) with inlet ...
|
|
WO/2018/200312A1 |
Methods, systems, and devices for programming enhancement in memory cells are described. An asymmetrically shaped memory cell may enhance ion crowding at or near a particular electrode, which may be leveraged for accurately reading a sto...
|
|
WO/2018/200963A1 |
A memory module (100) includes a memory array (101) with a primary access port (103) coupled to the memory array (101). Error correction logic (102) is coupled to the memory array (101). A statistics register (111) is coupled to the erro...
|
|
WO/2018/200103A1 |
Apparatuses, systems, and methods are disclosed for dynamic read operations. An on-die controller 220 monitors one or more read statistics during a read operation for data of a non-volatile memory die 123, 212. An on-die controller 220 d...
|
|
WO/2018/199105A1 |
A magnetic recording medium having a recording track width of 2 μm or less, wherein the magnetic recording medium comprises a recording layer that includes a powder of particles that include ε iron oxide. The squareness ratio of the ma...
|
|
WO/2018/201060A1 |
Building blocks for implementing Vector-by-Matrix Multiplication (VMM) are implemented with analog circuitry including non-volatile memory devices (flash transistors) and using in-memory computation. In one example, improved performance ...
|
|
WO/2018/200482A1 |
The present invention relates to an improvement to a track and hold circuit. A jitter-free track and hold function independent of signal amplitude is achieved by a circuit which fixes the sample voltage to the charge on a flying sampling...
|
|
WO/2018/200298A1 |
A memory having a delayed write-back to the array of data corresponding to a previously opened page allows delays associated with write-back operations to be avoided. After ail initial activation opens a first page and the read/write ope...
|
|
WO/2018/196317A1 |
The present invention relates to the field of display technology. Provided are a shift register unit, a shift register circuit, a drive method, and a display device for mitigating a problem of a display anomaly on a display panel resulti...
|
|
WO/2018/198139A1 |
The present invention discloses organic flexible ferroelectric polymer nanocomposites. The present invention discloses a composite of fluorinated polymers or their copolymers with halogenated cellulosic materials and a facile process for...
|
|
WO/2018/196291A1 |
A shift register unit, comprising an input circuit (110), a first control circuit (120), a second control circuit (130), a first holding circuit (140), a second holding circuit (150), and an output circuit (160). The input circuit (110) ...
|
|
WO/2018/198696A1 |
According to an embodiment, a magnetic storage device includes a laminate and a controller. The laminate includes: a first conductive layer; a second conductive layer; a first magnetic layer provided between the first conductive layer an...
|
|
WO/2018/194115A1 |
Provided are a signal processing circuit for generating an output signal outputted from spatially different output ports on the basis of the bit combination of an input word comprising a plurality of bit signals, a distributed memory in ...
|
|
WO/2018/192014A1 |
A hard disk housing. The hard disk housing comprises an mounting frame (20), at least one accommodating container (10) provided at one end of the mounting frame (20), a cover plate assembly (30) detachably provided at the other end of th...
|
|
WO/2018/192012A1 |
A hard disk storage module, and hard disk storage apparatus. The hard disk storage module (10) comprises a support frame module (11). The support frame module (11) has an accommodating cavity (111). The accommodating cavity (111) has two...
|
|
WO/2018/192331A1 |
A shift register unit, a shift register circuit and a display panel. The shift register unit comprises: an input circuit (10) used for transmitting a power supply signal to a pull-up node in response to an input signal; an output circuit...
|
|
WO/2018/192029A1 |
A hard disk housing, and hard disk. The hard disk comprises a main body, a connector (2), and a hard disk housing (1). The connector (2) is connected to the main body. An adapter interface (21) configured to enable a connection to an ext...
|
|
WO/2018/193338A1 |
In accordance with the present disclosure, one embodiment includes a memristor that is caused to be in a particular resistance state by a voltage applied across terminals of the memristor. A first logical input and a second logical input...
|
|
WO/2018/193633A1 |
Provided is a recording management device (20) comprising: a first storage unit (252) for storing, in linkage with unique information which is unique to a recording medium (1), associated information relating to content information recor...
|
