| Document |
Document Title |
|
WO/2020/236223A1 |
A data storage system may include multiple data storage devices, such as solid-state drives, an enclosure housing the devices, and a thermal bridge positioned in a gap between and in contact with each of the enclosure and a device, where...
|
|
WO/2020/233666A1 |
Provided by the present invention are a window, a medium, and an optical storage method; the window comprises a polymer solid film layer; light absorption controllable interchanging molecules are comprised in the material of the window, ...
|
|
WO/2020/236222A1 |
A data storage device is disclosed comprising a first disk comprising a first disk surface, a second disk comprising a second disk surface, an elevator actuator configured to actuate a head along an axial dimension relative to the first ...
|
|
WO/2020/236171A1 |
Methods, systems, and media for object grouping and manipulation in immersive environments are provided. The method comprises: displaying a plurality of video objects in an immersive environment; detecting, via a first input, that a firs...
|
|
WO/2020/237211A1 |
A read path for a memory is provided that includes an integrated sense mixing and redundancy shift stage coupled between a sense amplifier and a data latch. The data latch is integrated with a level shifter. A first transistor is coupled...
|
|
WO/2020/233265A1 |
A gate drive circuit (10) and a driving method therefor, a display panel (100), and a display device (1000). The gate drive circuit (10) is used to drive a pixel circuit, and comprises a plurality of gate driver on array (GOA) units (11)...
|
|
WO/2020/236611A1 |
A process forms thin-film storage transistors (e.g., HNOR devices) with improved channel regions by conformally depositing a thin channel layer in a cavity bordering a source region and a drain region, such that a portion of the channel ...
|
|
WO/2020/233673A1 |
A storage device and a method for writing data. The storage device can be applied to a neural network. The storage device comprises a memristor unit, a current limiting circuit, and a writing circuit. The memristor unit is of a one trans...
|
|
WO/2020/233162A1 |
The present invention relates to a multi-machine wireless synchronous track-splitting recording machine, which comprises a power source module, an audio input module, an A/D conversion module, an SoC core module (including Bluetooth and ...
|
|
WO/2020/237026A1 |
A non-volatile memory device includes a plurality of memory cells arranged in a matrix, a plurality of word lines extended in a row direction, and a plurality of bit lines extended in a column direction. Each of the memory cells is coupl...
|
|
WO/2020/234397A1 |
A fire resistant cabinet (1) has a housing (15) delimiting an interior space (14) for accommodating a sanitizer container (16) holding a flammable liquid. The wall (4) of the housing (15) comprises at least one exterior shell part (3) ma...
|
|
WO/2020/236166A1 |
An example system includes a portable storage device carrier to receive a plurality of drive trays. Each of the plurality of drive trays receives a storage device. The example system further includes a dock assembly to receive the portab...
|
|
WO/2020/233175A1 |
Provided are a hard disk format conversion method, apparatus, and storage device, belonging to the technical field of storage. By means of converting the storage format of a storage unit from SMR to PMR, since in PMR, IOPS is higher than...
|
|
WO/2020/236379A1 |
A system comprises an integrated circuit die substrate; volatile memory electrically coupled to the integrated circuit die substrate; a first integrated circuit die element electrically coupled to the integrated circuit die substrate, th...
|
|
WO/2020/234689A1 |
A novel semiconductor device is provided. The semiconductor device includes: a first control circuit having a first transistor using a silicon substrate for a channel; a second control circuit provided on the first control circuit and ha...
|
|
WO/2020/232574A1 |
Embodiments of three-dimensional (3D) memory devices with a 3D NAND memory array having a plurality of pages and an on-die data buffer coupled to the memory array on a same chip and configured to buffer a plurality of batches of program ...
|
|
WO/2020/233161A1 |
The present utility model relates to a portable digital recorder, which is characterized in comprising a power module, an audio input module, an A/D conversion module, a SoC core module, a button module, an LED indicator module, and a di...
|
|
WO/2020/232571A1 |
Embodiments of three-dimensional (3D) memory devices with a 3D NAND memory array having a plurality of pages, an on-die cache coupled to the memory array on a same chip and configured to cache a plurality of batches of program data betwe...
|
|
WO/2020/233665A1 |
The present invention provides an optical system and an optical method. The optical system comprises a light source and a medium. The light source includes a first light and a second light, the first light being hollow light and the seco...
|
|
WO/2020/205031A3 |
A magnetic Josephson junction (MJJ) device having (100) a ferrimagnetic/ferromagnetic (FIM/FM) exchange-biased bilayer (116, 118) used as the magnetic hard layer improves switching performance by effectively sharpening the hysteresis cur...
|
|
WO/2020/232658A1 |
A method of programming a NAND flash memory device includes: a programming voltage generation circuit applying an initial programming voltage pulse to a predetermined page of NAND flash memory; a controller verifying a plurality of verif...
|
|
WO/2020/236591A1 |
A system may include a first device and a second device. The second device may be configured to execute an application and validate that the application is able to cause the second device to (i) communicate with the first device and (ii)...
|
|
WO/2020/236275A1 |
A network interface controller (NIC) capable of efficient command management is provided. The NIC can be equipped with a host interface, an arbitration logic block, and a command management logic block. During operation, the host interfa...
|
|
WO/2020/231482A1 |
A memory device includes a semiconductor channel, a gate electrode, and a stack located between the semiconductor channel and the gate electrode. The stack includes, from one side to another, a first ferroelectric material portion, a sec...
|
|
WO/2020/231848A1 |
A 3-dimensional vertical memory string array includes high-speed ferroelectric field-effect transistor (FET) cells that are low- cost, low-power, or high-density and suitable for SCM applications. The memory circuits of the present inven...
|
|
WO/2020/230877A1 |
A domain wall motion element according to an embodiment is provided with a first ferromagnetic layer, a second ferromagnetic layer extending in a second direction and capable of magnetic recording, a non-magnetic layer, a first conductiv...
|
|
WO/2020/231475A1 |
Program disturb is suppressed during a program recovery phase of a program operation in a memory device. The duration of the recovery phase can be increased when the risk of program disturb is greater due to factors such as temperature, ...
|
|
WO/2020/231528A1 |
Described herein is a mechanism for creating a dynamic video highlight from a plurality of video segments. A metadata collection agent collects metadata comprising attributes about a video, segments within the video where one or more eve...
|
|
WO/2020/232128A1 |
Embodiments of the disclosure are drawn to apparatuses and methods for content addressable memory (CAM) cells. Each CAM cell may include a comparator portion which stores a bit of information. Each CAM cell may also include a comparator ...
|
|
WO/2020/228628A1 |
A shift register, comprising: an output sub-circuit (100) and a coupling sub-circuit (200), wherein the output sub-circuit (100) is coupled to a second clock signal end (CLK2), a pull-up node (PU), and a signal output end (Oput), and is ...
|
|
WO/2020/231796A1 |
A flexible substrate for an electronic assembly includes a film including a poly(etherimide) having particular repeating units is described herein. The flexible substrates can be particularly useful in the production of flexible electron...
|
|
WO/2020/228889A1 |
The invention relates to a phase-change memory (10) for the non-volatile storage of binary content, which stores the binary content electrically and/or optically in a non-volatile manner by local switching of a material (18) between an a...
|
|
WO/2020/231698A1 |
Systems, methods, and non-transitory computer-readable media can provide an interface for associating at least one portion of selected audio content with visual content to be shared through a content provider system. A text-based scrubbe...
|
|
WO/2020/231473A1 |
A non-volatile storage system includes a mechanism to compensate for over programming during the programming process. That is, after the programming process starts for a set of data and target memory cells, and prior to the programming p...
|
|
WO/2020/231693A1 |
A process for preparing a glass substrate for an information recording media is provided. The process can include providing a laminated glass article having at least one outer cladding layer and an inner core layer. A first outer claddin...
|
|
WO/2020/230357A1 |
The present invention relates to: an information recording medium wherein at least one information layer among three or more information layers comprises a first dielectric film, a recording film and a second dielectric film sequentially...
|
|
WO/2020/232007A1 |
Techniques for estimating raw bit error rate of data stored in a group of memory cells are described. Encoded data is read from a group of memory cells. A first population value is obtained based on a first number of memory cells in the ...
|
|
WO/2020/231608A1 |
A memory device includes a memory array, a plurality of voltage generation systems, and a controller. The memory array includes a plurality of planes. Each voltage generation system of the plurality of voltage generation systems is elect...
|
|
WO/2020/231472A1 |
A non-volatile storage system includes a mechanism to compensate for over programming during the programming process. That is, after the programming process starts for a set of data and target memory cells, and prior to the programming p...
|
|
WO/2020/231247A1 |
The invention relates to a structure for aluminum houses, consisting of a set of parts which, when used in different combinations and according to specifications, form the structure of a house without requiring the use of heavy construct...
|
|
WO/2020/229620A1 |
The present disclosure relates to a shiftable memory comprising: a plurality of memory cells arranged in rows and columns, wherein the memory cells of the rows are interconnected, thereby forming chains of memory cells; at least one firs...
|
|
WO/2020/227296A1 |
The disclosure provides thermally reversible and reorganizable polymers for volume Bragg gratings. These polymers can be used in any volume Bragg gratings materials, but they are particularly useful in two-stage polymer materials where a...
|
|
WO/2020/224422A1 |
A shift register, comprising an input sub-circuit (100). The input sub-circuit (100) is coupled to a signal input terminal (Iput). The input sub-circuit (100) comprises a first input control unit (101) and a boosting unit (102). The firs...
|
|
WO/2020/226866A1 |
Methods and apparatus for NAND flash memory are disclosed. In an embodiment, a method is provided for programming a NAND flash memory. The method includes precharging selected bit lines of selected memory cells with a bias voltage level ...
|
|
WO/2020/226283A1 |
A memory device for logic-in-memory may comprise, according to an example embodiment of the present invention: a cell array comprising a plurality of ternary memory cells; a row decoder for selecting at least one ternary memory cell from...
|
|
WO/2020/226740A1 |
A circuit for multiplying a number N of first operands each by a corresponding second operand, and for adding the products of the multiplications, with N ≥ 2; the circuit comprising: N input conductors; N programmable conductance circu...
|
|
WO/2020/226130A1 |
The present invention addresses the problem of providing a Ni-based sputtering target having little bias in magnetic distribution within the target, and a magnetic recording medium having a seed layer formed using the Ni-based sputtering...
|
|
WO/2020/227294A1 |
A memory subsystem to schedule the transfer of data from a host system for write commands to reduce the amount and time of data being buffered in the memory subsystem. For example, after receiving a plurality of streams of write commands...
|
|
WO/2020/226746A1 |
A method to record data in a solid substrate comprises modulating a polarization angle of a coherent optical pulsetrain, and, while the polarization angle is being modulated, focusing the coherent optical pulsetrain on a locus moving thr...
|
|
WO/2020/227451A1 |
A method for forming a diamond-like carbon (DLC) coating on an article is provided, comprising: alternatingly performing a deposition process and an ashing process on the article a determined number of times, wherein during the depositio...
|
