Login| Sign Up| Help| Contact|

Patent Searching and Data


Matches 251 - 300 out of 559,662

Document Document Title
WO/2019/150522A1
Disclosed is an AD conversion circuit wherein a comparator compares a first voltage of a first input terminal and a second voltage of a second input terminal with each other. A resetting circuit resets the voltages of the first input ter...  
WO/2019/149901A1
The invention relates to a capacitive measuring system comprising a plurality of capacitive sensors (S1, S2) and an evaluation circuit (AS), in which: a monofrequency voltage signal (Usin) is supplied to the capacitive sensors; the outpu...  
WO/2019/150689A1
A filter device (1) is provided with: a first terminal (T1) and a second terminal (T2), and a first filter (FLT1) and a second filter (FLT2). The first filter (FLT1) and the second filter (FLT2) are disposed in parallel between the first...  
WO/2019/150688A1
The present invention reduces insertion loss in a pass band of a filter device. A filter device (1) according to one embodiment of the present invention is provided with: a first terminal (T1) and a second terminal (T2), and a first filt...  
WO/2019/150992A1
On the inner surface of a package in which two piezoelectric filter elements are housed, a shield electrode facing both electrodes of an input electrode and an output electrode of a piezoelectric substrate of each of the piezoelectric fi...  
WO/2019/149347A1
The invention relates to a method for switching on a switchable bipolar power semiconductor component (703). The gate emitter voltage (VGE) of the power semiconductor component (703) is increased to a first voltage value (V1) at a first ...  
WO/2019/151992A1
A signal amplifier for use in a power converter includes a variable reference generator coupled to generate a reference signal in response to a dimming control signal. A variable gain circuit is coupled to receive the reference signal, t...  
WO/2019/149236A1
A protection circuit and a circuit protection method. The protection circuit comprises: a detection module (10), connected to a drain of a power amplifier (PA) and configured to detect a dynamic current of the drain of the PA, and output...  
WO/2019/152326A1
A receiver front end (300) having low noise amplifiers (LNAs) is disclosed herein. A cascode having a "common source" configured input FET and a "common gate" configured output FET can be turned on or off using the gate of the output FET...  
WO/2019/152280A1
A reciprocal quantum logic (RQL) gate circuit has an input stage having logical inputs asserted based on receiving positive single flux quantum (SFQ) pulses and an amplifying output stage comprising a JTL to deliver an output signal. The...  
WO/2019/152943A1
Methods and systems for predicting functions of molecular sequences, comprising: generating an array that represents a sequence of molecules; determining a projection of the sequence of molecules, wherein the determining comprises multip...  
WO/2019/151448A1
This directional coupler (1) is provided with: a substrate (10); a main line (20) that is formed directly or indirectly on the substrate (10); sub lines (21, 22, 23) at least portions of which are formed directly or indirectly along the ...  
WO/2019/150354A1
An electronic sensing device comprising a sensor circuitry, an amplifier and a modulator / de-modulator, wherein the sensor circuitry is configured to receive an input signal derived from a change that occurred at the electronic sensing ...  
WO/2019/148571A1
A comparator circuit for a high-speed pipelined ADC, capable of improving transmission rates of a sampling phase and a settling phase, and comprising a switched capacitor circuit 110, a pre-amplifier circuit 120, and a latch circuit 130....  
WO/2019/150942A1
This technology relates to a charge pump circuit that allows the circuit area to be reduced. Provided is a charge pump circuit comprising: a first transistor; a second transistor supplied with a constant current; a third transistor conne...  
WO/2019/150787A1
This filter module (1) is provided with a first ground terminal (G1), a second ground terminal (G2), a low-pass filter (15) and a second inductor (L2). The low-pass filter (15) comprises: a first inductor (L1) which is provided on an inp...  
WO/2019/149788A1
A mixer comprises a substrate of a first conductivity type; at least one minority carrier injector for injecting minority carriers in the substrate in reply to a first electrical signal applied to the at least one minority carrier inject...  
WO/2019/149346A1
The invention relates to a method for switching off a switchable bipolar power semiconductor component (703). In the method, the gate emitter voltage (VGE) of the power semiconductor component (703) is reduced from a first voltage value ...  
WO/2019/152282A1
A reciprocal quantum logic (RQL) gate circuit has a first stage having four logical inputs asserted based on receiving positive single flux quantum (SFQ) pulses and storing the SFQ pulses in respective storage loops each associated with ...  
WO/2019/152101A1
Sample rate converter and related methods are provided. A method may include (1) obtaining a pitch value based at least on a relationship between an input sampling rate of input samples of a first audio signal to an output sampling rate ...  
WO/2019/152281A1
A tri-stable storage loop useful in reciprocal quantum logic (RQL) gate circuits and systems has control and signal input lines. When alternating stable current storage states are induced in the storage loop by an alternating input provi...  
WO/2019/152243A1
A Josephson inverter gate circuit provides efficient implementation of polarity or logical inversion while eliminating the need for physically large high-efficiency magnetic transformers in the signal path. The circuit can consist of a h...  
WO/2019/152725A1
A method may include determining whether the topology of a network includes a direct path between a first endpoint and a second endpoint in the network. A direct path may be used to send a first type of traffic from the first endpoint to...  
WO/2019/149729A1
The present invention provides a beamforming antenna (100, 200, 400) comprising a plurality of antenna elements (101, 102, 201, 202, 401, 402, 440), and a signal generator (103, 403) that is configured to generate for each one of the ant...  
WO/2019/145021A1
The present invention provides a code generator (400) for generating a {N', K'} code (102) for encoding and/or decoding data transmitted in a communication channel (101) from a {N, K} code (103), wherein N and N' are code lengths, K and ...  
WO/2019/148126A1
Methods and systems are described for receiving, over a plurality of consecutive signaling intervals, a plurality of codewords, each codeword received as a plurality of symbols via wires of a multi-wire bus, the plurality of symbols rece...  
WO/2019/146441A1
Provided is a bandpass filter which is suppressed in decrease of the absolute value of S21 in frequency regions that are on the higher frequency side and the lower frequency side of the passband. A bandpass filter (100) according to the ...  
WO/2019/081835A3
The invention relates to a method for adapting a control signal of a control circuit of at least one injector of a motor vehicle combustion engine, said control signal being a square-wave voltage signal having a frequency that can vary b...  
WO/2019/146699A1
This wiring board is provided with an insulating substrate, an external electrode positioned on a first surface of the insulating substrate, and wiring positioned inside the insulating substrate and electrically connected to the external...  
WO/2019/147166A1
The invention relates to digital-to-analog converters and can be used in devices for converting a digital code into an analog voltage. The technical result of the invention is a reduction in the number of nominal resistance values used t...  
WO/2019/144872A1
A method for compositing video signals comprises: acquiring at least two video signals to be composited; determining double-point modes that correspond to each of the at least two video signals; adjusting the byte size for the at least t...  
WO/2019/145707A1
Disclosed herein is an integrated circuit amplifier for use in a crystal oscillator, the integrated circuit amplifier comprising: a transistor; a voltage dependent capacitance circuit, wherein the voltage dependent capacitance circuit co...  
WO/2019/146397A1
This technology relates to a control circuit, a communication device, and a communication system which enable cost reduction. A switch turns on or off a connection between a pullup bus that is a bus pulled up among a plurality of buses w...  
WO/2019/144890A1
A method for converting an analog input signal to a digital output signal in a number of successive approximation cycles. A sampled analog input signal is received, and a decision node is loaded from a decision tree stored in memory, whe...  
WO/2019/144790A1
An operational amplifier and a chip, being used to improve the operational performance of the operational amplifier. The operational amplifier (100) comprises: a differential amplification circuit (110), configured to receive and amplify...  
WO/2019/145666A1
Temperature compensated oscillators are provided. In one arrangement, the oscillator comprises an oscillator circuit and a temperature compensation module. The temperature compensation module reduces temperature induced errors in the fre...  
WO/2019/148139A1
Systems and methods for transmitting data using various Modulation on Zeros schemes are described. In many embodiments, a communication system is utilized that includes a transmitter having a modulator that modulates a plurality of infor...  
WO/2019/145597A1
An improved transformer based switch for PALNA applications.The transformer based switch having an input single pole port and a circuit with at least one transformer and at least one switch configured to connect portions of the transform...  
WO/2019/144651A1
A DAC error measurement method and device. The device comprises: an ADC and a feedback DAC, a measurement input of the ADC comprising a square signal of fixed frequency, a direct-current signal of fixed logic level, and an analog output ...  
WO/2019/148014A1
Methods and systems are described for receiving a reference clock signal and a phase of a local oscillator signal at a dynamically-weighted XOR gate comprising a plurality of logic branches, generating a plurality of weighted segments of...  
WO/2019/146658A1
A wiring board according to the present disclosure is provided with: an insulation substrate having a main surface; and an external connection conductor, a portion of which is located inside the insulation substrate and another portion o...  
WO/2019/144671A1
A method for measuring the stability of a phase locked loop within a central processing unit by using a frequency meter, comprising: the central processing unit outputting an oscillation excitation signal to a crystal circuit; the crysta...  
WO/2019/145309A1
The invention relates to a circuit arrangement (1) for generating cyclically successive current impulses (I1, ... In) on contacts (K1, K2), which are to be cleaned, of a target value monitor, which, for continual querying of a target val...  
WO/2019/147666A1
An amplifier circuit (400) includes an input port (202), an output port (204), and a reference potential port (214), an RF amplifier device (206) having an input terminal (208) electrically coupled to the input port (202), an output term...  
WO/2019/147167A1
The utility model relates to digital-to-analog converters and can be used in devices for converting a digital code into an analog voltage. The technical result of the invention is a reduction in the number of nominal resistance values us...  
WO/2019/147417A1
A delta-sigma modulator (DSM) includes: a first summation circuit coupled to an input signal for subtracting an error feedback signal from the input signal; a tunable signal transfer function coupled to the first summation circuit for se...  
WO/2019/146534A1
In order to provide a logic integrated circuit having a reduced chip area, the present invention provides a logic integrated circuit comprising a switch cell array that has: a plurality of first wirings extending in a first direction; a ...  
WO/2019/146550A1
Provided is a power amplification circuit which reduces the impact of intermodulation distortion while minimizing increase in circuit scale. The power amplification circuit is provided with: a first amplifier which amplifies a first sign...  
WO/2019/145026A1
A linearization device (380) is disclosed, which is configured to determine pre-distortion parameters associated with a plurality of non-linear amplifiers (331, 332, 333, 334). Each of the non-linear amplifiers is associated with one of ...  
WO/2019/145903A1
An amplifier (1) comprises an input terminal (IIN) adapted to receive an input voltage signal (v_i) comprising a first phase (to, ti) with a trend monotonically increasing from a substantially null value to a maximum voltage value (Vmax)...  

Matches 251 - 300 out of 559,662