| Document |
Document Title |
|
WO/2019/079650A1 |
A system includes an amplification circuit and offset calibration circuit. The amplification circuit includes a modulation circuit operable to modulate a received signal, an amplifier operable to amplify the modulated signal, and a modul...
|
|
WO/2019/078993A1 |
A rail-to-rail sense amplifier includes a PMOS differential pair and an NMOS differential pair (Ml, M2) that are arranged in parallel with regard to a biasing network for driving a class AB output stage (M4, P4). The sense amplifier incl...
|
|
WO/2019/075776A1 |
Provided is a radio-frequency power amplification circuit. The radio-frequency power amplification circuit comprises: a power amplification sub-circuit (210, 310, 710) and an output matching sub-circuit (220, 320, 720), wherein the power...
|
|
WO/2019/076841A1 |
The present invention is directed to a radio frequency, RF, transmit system for a magnetic resonance examination system, comprising a digital baseband modulator (100) configured for generating a digital baseband signal, a digital feedbac...
|
|
WO/2019/075694A1 |
Disclosed are a Doherty power amplifier (2), a controlling method and a device. In the Doherty power amplifier (2), the even order harmonic components can be fed to the drain of the amplifier to realize even order harmonic modulation. Th...
|
|
WO/2019/074384A1 |
Methods and systems for power amplification of time varying envelope signals are disclosed herein. In one embodiment, a plurality of signals with quasi constant or constant envelope are generated from the decomposition of the quantized v...
|
|
WO/2019/071563A1 |
A Doherty power amplifier and a device are disclosed. In a combiner of the Doherty power amplifier, a first input port and a termination port are open coupled by at least two coupled microstrip lines and/or a second input port and an out...
|
|
WO/2019/072400A1 |
The invention relates to a power amplifier (100). In particular the invention relates to devices system and arrangements related to a power amplifier operating as a 3-way Doherty amplifier and for driving thereof. The power amplifier com...
|
|
WO/2019/070694A1 |
A packaged transistor amplifier includes a package having an input lead and an output lead; a transistor stage having a plurality of unit cell transistors that are electrically coupled to the input lead in parallel, each of the unit cell...
|
|
WO/2019/069115A1 |
Apparatus and methods for a multiclass, broadband, no-load-modulation power amplifier are described. The power amplifier (500) may include a main amplifier (532) operating in a first amplification class and a plurality of peaking amplifi...
|
|
WO/2019/067084A1 |
An amplifier (10) having a Radio Frequency (RF) power level detector circuit (12) for producing a control signal in accordance with a power level of an RF input signal. The control signal indicates whether the power level of the input si...
|
|
WO/2019/067067A1 |
The present disclosure relates to radiofrequency (RF) communications systems that may operate efficiently over a broad range of signal output levels. Electronic devices may employ amplification circuitry in the communication RF systems t...
|
|
WO/2019/067040A1 |
A full-wave rectifier circuit (200) includes a comparator (220) configured to output a logic 1 or logic 0 by comparing an analog input signal to a reference voltage. The circuit further includes an analog switch (230) with a control inpu...
|
|
WO/2019/057990A1 |
The present disclosure relates to a continuous-time delta-sigma modulator for converting an analog input signal to a digital output signal, said continuous-time delta- sigma modulator comprising a gain stage in the form of at least one a...
|
|
WO/2019/060535A1 |
Exemplary impedance matching circuit for an amplifier device comprises a broadband impedance transformer configured to transform, over a fundamental frequency range, an impedance associated with an input port or an output port of the imp...
|
|
WO/2019/052566A1 |
A power amplifier and an electronic device. Staggered tuning is firstly performed and then power synthesis is performed, to form a two-stage power amplifier architecture; moreover, a former stage and a drive matching an input thereof are...
|
|
WO/2019/051660A1 |
A radio-frequency power supply for improving the efficiency of a radio-frequency power amplifier (3), relating to the technical field of semiconductor process equipment. The radio-frequency power supply comprises: obtaining a radio-frequ...
|
|
WO/2019/055895A1 |
An apparatus includes a first circuit and a plurality of second circuits. The first circuit may be configured to generate a pair of quadrature signals from a radio-frequency signal. The second circuits may each comprise a plurality of ca...
|
|
WO/2019/054980A1 |
Systems, circuitries, and methods for predistorting a digital signal in a transmit chain based on a predistortion function are provided in which the function is determined based on a first digital signal or a first transmit chain state. ...
|
|
WO/2019/048065A1 |
An amplifier circuit (70) that comprises a first and a second field-effect transistor (M1, M2) of the same type is disclosed. It further comprises an input terminal (in) connected to the gate of the second field-effect transistor (M2), a...
|
|
WO/2019/048045A1 |
According to an aspect, there is provided a method for power-amplification of a transmission signal, comprising: obtaining the transmission signal with phase and amplitude modulation; generating a power-amplified polar signal for approxi...
|
|
WO/2019/047041A1 |
Provided is a feedforward amplifier, comprising: a carrier cancellation loop (110) having an input end serving as an input end of the feedforward amplifier; a distortion cancellation loop (120) having an input end connected to an output ...
|
|
WO/2019/043434A1 |
Systems and methods are disclosed herein for selectively compensating for a specific Intermodulation Distortion (IMD) product(s) of an arbitrary order in a transmitter system. In some embodiments, a method of compensating for one or more...
|
|
WO/2019/045866A1 |
Certain aspects of the present disclosure are directed to a digital predistortion (DPD) device for use within a wireless transmitter that permits the use of a downstream digital-to-analog converter that operates at a clock rate close to ...
|
|
WO/2019/045867A1 |
Certain aspects of the present disclosure are directed to digital predistortion (DPD) for use with a multi-chain wireless transmitter. In various examples described herein, the multi-chain transmitter is configured to use a single common...
|
|
WO/2019/039245A1 |
An operational amplifier 1 comprises transistors Q1 and Q2 forming an input stage, and input resistors R1 and R2 which form a filter together with parasitic capacitors C1 and C2 accompanying the transistors Q1 and Q2. Resistance values R...
|
|
WO/2019/039650A1 |
The present invention relates to a Doherty combiner used in a Doherty power amplifier, the Doherty combiner comprising: a phase shift section connected to one end of a carrier amplifier so as to change a phase of an RF signal output from...
|
|
WO/2019/034019A1 |
Device and method are disclosed for downlink gain compensation at a radio unit. According to an embodiment, the device comprises a pre-distortion circuit, a digital gain adjuster, a gain determiner and a first gain controller. The pre-di...
|
|
WO/2019/036303A1 |
Methods and systems for waveguide delay based equalization with optical splitting in optical communication may include an optoelectronic circuit comprising an input waveguide, a directional coupler, an optical delay, photodetectors, a cu...
|
|
WO/2019/036499A1 |
Apparatus and methods for a no-load-modulation power amplifier are described. No-load-modulation power amplifiers can comprise multiple amplifiers connected in parallel to amplify a signal that has been divided into parallel circuit bran...
|
|
WO/2019/031553A1 |
A cascode amplifier circuit (101) includes: a first transistor circuit (MM1) in which a signal is externally inputted into a signal input unit (Pi); a load circuit which is connected between the first transistor circuit (MM1) and a power...
|
|
WO/2019/030518A1 |
An error amplifier for a pulse width modulation circuit is described. The amplifier includes an operational amplifier configured as an integrator and a feedback loop coupled between a signal output of the operational amplifier and an inv...
|
|
WO/2019/031731A1 |
The present invention relates to an electronic device and a method for controlling an amplifier on the basis of the state of the electronic device. According to various embodiments of the present invention, the electronic device comprise...
|
|
WO/2019/031184A1 |
This amplification circuit (102) is provided with: a first transistor (M1) in which a signal is inputted to a signal input part (Pi) from outside; and a load inductor (Ld) which is connected between the first transistor (M1) and a power-...
|
|
WO/2019/029827A1 |
A method comprises obtaining a transmission signal to be power-amplified in a power amplifier (361) prior to transmission; separating the transmission signal into two or more polyphase components of the transmission signal; feeding one o...
|
|
WO/2019/024478A1 |
An amplifier device having an ultrahigh power supply rejection ratio, comprising an amplifier, a reference voltage circuit, and a low-pass circuit. The reference voltage circuit is connected to the low-pass circuit; the low-pass circuit ...
|
|
WO/2019/024976A1 |
Apparatus for performing offset cancellation is disclosed. The apparatus comprises a gating circuit (6) for receiving an analogue signal (3) from a source (2) and providing a gated analogue signal (9) to an analogue circuit (10), a gatin...
|
|
WO/2019/026669A1 |
Problem: Proposed is an effective technique for making a filter of an ET output unit smaller in a wireless device for amplifying wireless output using an ET scheme. Solution: A wireless device, comprising: a primary amplifier 251 for amp...
|
|
WO/2019/026315A1 |
A distortion mitigation quantizer circuit includes a pre-quantizer to generate a first quantized signal having L output signal levels from an input signal and a digital pulse-width-modulation (PWM) circuit to modulate the first quantized...
|
|
WO/2019/021841A1 |
A high-frequency circuit (10) is provided with: a power amplification circuit (11); a first switch (13) having a first common terminal (131) to which an output signal of the power amplification circuit (11) is applied and first terminals...
|
|
WO/2019/019359A1 |
A bidirectional current self-adaptive power amplifier bias circuit, comprising: an operational amplifier, a forward regulation circuit, an inverted regulation circuit and a feedback circuit, wherein when the current of the bidirectional ...
|
|
WO/2019/019494A1 |
A bias circuit, comprising a first branch circuit, a second branch circuit, a current amplifier and a switching switch, wherein the first branch circuit is configured to shunt an input first current, and input a first branch current of t...
|
|
WO/2019/021426A1 |
In the present invention, a signal distributor (2) outputs one signal to a carrier amplifier (6), and another signal with a 90-degree phase delay from that of the one signal to a peak amplifier (8), and adjusts a signal phase shift amoun...
|
|
WO/2019/015277A1 |
A two-line output matching circuit (1) of an inverse class F power amplifier (10). The two-line output matching circuit (1) comprises a pre-matching circuit (11) and a two-line matching circuit (12). A first microstrip line (111) and a s...
|
|
WO/2019/015338A1 |
A power source for envelope tracking, comprising: a first drive unit for finally providing a first current on the basis of a first high-frequency threshold or threshold interval which is pre-set to be variable; a second drive unit for fi...
|
|
WO/2019/016280A1 |
The invention concerns an audio amplifier circuit comprising: an audio amplifier (308) adapted to operate at a common-mode voltage level (VCM) and having an input node for receiving an audio signal (y[n], VIN) and an output (310) capable...
|
|
WO/2019/015274A1 |
A two-line structure-based inverse class-F power amplifier, comprising an input port (P1), a stabilization circuit (4), an input matching circuit (3), a GaN tube (2), a two-line output matching network (1), and an output port (P2). The t...
|
|
WO/2019/015679A1 |
Disclosed are a radio frequency signal linearisation processing circuit and method. The linearisation processing circuit comprises a pre-distortion device and a power amplification circuit connected to the pre-distortion device. The powe...
|
|
WO/2019/018363A1 |
An amplifier may include a first stage configured to receive an input signal at an amplifier input and generate an intermediate signal which is a function of the input signal, and a final output stage configured to generate an output sig...
|
|
WO/2019/018646A1 |
Systems and methods that cancel distortion in the amplified outputs of a node by equalizing the distortion characteristics amplifiers in the node, so as to improve the effectiveness of predistortion applied to a downstream signal amplifi...
|
