| Document |
Document Title |
|
JP2003309465A |
To provide a semiconductor device capable of correcting step-out of a plurality of counters at optional timing.This semiconductor device has first and second control parts. The first and second control parts receive first and second cloc...
|
|
JP3455356B2 |
To obtain a multichannel timer capable of being small-sized and having a wide usability by providing a free running counter, a timer channel selector, an adding means and a control means. The timer is provided with a free running counter...
|
|
JP2003280763A |
To automatically adjust the AC timing of an electronic circuit.A pulse signal forming circuit 20a of a first semiconductor device 20 forms a phase adjusting pulse signal. An output circuit 20c outputs an ordinary data signal and a pulse ...
|
|
JP3449495B2 |
PURPOSE: To record the number of time-out events within a prescribed period. CONSTITUTION: Letters 'I' and 'T' show the start and end events respectively, and the value of a counter and the value of a register that varies by the state bi...
|
|
JP2003258628A |
To provide a counter circuit capable of forming a plurality of pulse signals of different periods, without increasing the circuit scale.The counter circuit comprises an initial value register single port RAM 5, having initial value regis...
|
|
JP3436515B2 |
To provide a measuring device which can secure resolution which is required at the whole measuring range of a gage, when outputting analog signals by using one signal line. A counter 15 stores target values set previously in different va...
|
|
JP2003198522A |
To provide a high-speed dual-modulus prescaler circuit having a means for reducing the power consumption of the circuit.The circuit is provided with a plurality of frequency bisectors of asynchronous types connected serially, a phase sel...
|
|
JP2003188716A |
To make it possible to be operated with a small signal amplitude and reduce power consumption in a two-modulus prescaler circuit available for a frequency synthesizer or the like.The prescaler circuit is provided with n pieces of (n≥3)...
|
|
JP2003520546A |
(57) In order for a summary radio FM receiver to change the frequency of a receiving radio signal low and to supply a right-angled output signal, the voltage controlled oscillator which may be connected to a right-angled combinational ci...
|
|
JP3421229B2 |
To execute fast analog arithmetic through the use of an analog voltage value by providing a pulse extracting means and an electric discharging means, etc., for discharging the current of an electric storing means while being fed back wit...
|
|
JP2003177972A |
To minimize times of write in a non-volatile memory in a binary counter to be realized by reading a data word stored in the non-volatile memory, decrementing/incrementing it and rewriting it in the non-volatile memory.The data word is st...
|
|
JP2003519951A |
(57) The method and equipment which are related with the PLL circuit for summary frequency synthesizers. By using the composite PFD, the phase change of the size of a reference signal and a divider output is compensated. The composite PF...
|
|
JP2003168971A |
To enable counting of a high-speed pulse highly stably without any error.A latch/request signal periodically issued from a pulse counter 2 side is transmitted through a cable 15 to a latch 5 as a latch signal. The latch 5 latches the cou...
|
|
JP2003168970A |
To realize a counting circuit capable of high speed operation with the reduced circuit size and with easy circuit control, and possessing a function of automatically correcting an internal state thereof.There are provided a shift registe...
|
|
JP2003163591A |
To provide a semiconductor integrated circuit, which can measure accurately frequencies and jitters of the built-in PLL (phase locked loop), and measurement method for its jitters.A master clock signal MCK obtained by N multiplication of...
|
|
JP3407604B2 |
To securely detect a latch miss of a logic circuit due to an increase in operating frequency by providing a frequency-dividing circuit which stops frequency-dividing operation, when the operation becomes unstable and discriminating wheth...
|
|
JP2003512695A |
(57) Mount in summary subject nonvolatile memory, and minimize consumption of the memory cell used for a counter. Solution means The method and equipment for updating and memorizing a counter value. Each of two or more N rolling-counters...
|
|
JP2003060500A |
To provide a low-cost counter circuit which can detect the fault of counting action, including parasitic oscillations. When the number of times of input of pulse signals P1 which are the target of counting comes to a specified value, thi...
|
|
JP3370256B2 |
|
|
JP3369746B2 |
|
|
JP2003008429A |
To provide a configuration of holding a count of a counter with a smaller circuit scale when the count of the counter reaches an expected value.When the count of the counter 1 reaches the expected value (n) and a decoder 4 outputs a deco...
|
|
JP3365122B2 |
|
|
JP2002366383A |
To provide a time counter with additional functions and its test method, which easily test both a time counter part and an additional function part in a short time. The time counter 1 which has additional functions such as a compare func...
|
|
JP2002344308A |
To reduce the power consumption and the circuit scale of an odd number frequency divider having an output signal duty of 1/2.A plurality of master-slave D flip flops(MSD-FF) are connected in cascade and operated synchronously on the same...
|
|
JP3350005B2 |
|
|
JP2002538709A |
(-- 57) summary -- the feature of the equipment shown here and a method, It is that the configuration of the detection is carried out by changing the bit which should be taken into consideration at the time of detection of the counting s...
|
|
JP3341702B2 |
|
|
JP3341421B2 |
|
|
JP3341475B2 |
|
|
JP3338294B2 |
To reduce the number of times of operations of a flip-flop for constituting the counter of a low-order bit and to reduce power consumption by stopping the count operation of the counter of a low-order bit group when the counter of a high...
|
|
JP3339428B2 |
To provide a dynamic frequency divider with resetting function which can be initialized in arbitrary timing. This dynamic frequency divider when receiving a reset signal from its reset terminal sets a node 118 to a high level by a P chan...
|
|
JP3338722B2 |
PURPOSE: To simplify a software by applying '1' as the initial value of a counter so as to distinguish the reset of the counter from a system reset when the counter is reset by matching with a comparison register. CONSTITUTION: Compariso...
|
|
JP3336054B2 |
|
|
JP3337047B2 |
|
|
JP3337088B2 |
|
|
JP2002305440A |
To provide a programmable fractional division of frequency for performing fractional frequency division of a digital signal capable of improving solution, and realizing resolution step of 1/N (N is a non-zero natural integer).At conducti...
|
|
JP3335210B2 |
|
|
JP3328124B2 |
To continuously measure the pitch of a stranded wire under an inline travel without stopping a production line. Output pulses proportional to the travel of a stranded wire 1 under an inline travel are sent out from a rotary encoder 2, an...
|
|
JP2002269977A |
To provide a pseudo SRAM in which non-synchronous operation and non-synchronous operation of column access can be performed.This circuit is provided with a memory cell array 1, an ATD circuit 7 detecting transition of a row address signa...
|
|
JP2002271190A |
To solve the problem in which a clock voltage is usually set half as large a s the operating voltage, so as to increase gm of an N-type or a P-type MOS transistor to a maximum, when the DFF circuit of a dividing circuit is driven by the ...
|
|
JP2002246895A |
To provide a counter circuit with a booby trap capable of operating at a high speed.A counter circuit is provided with a plurality of flip flop circuits (FF circuits) #1-#5 successively connected for receiving a common clock signal and t...
|
|
JP2002232289A |
To provide a gray code counter, with which skip counting is enabled and the number of bit transitions in skip counting is two at all the time.This gray code counter is provided with a gray code counter 2 in the configuration of 5 bits fo...
|
|
JP2002217710A |
To provide an F/F+1 prescaler that is stably in operation by a low consumed current at a low power supply voltage.The size of MOS transistors(TRs) (50, 51) for frequency division ratio switching is selected greater than that of other dif...
|
|
JP2002217711A |
To provide a prescaler that can sufficiently ensure the margin time of a frequency division ratio switching operation against malfunction.A switching signal generating section P selects output timing of a frequency division ratio switchi...
|
|
JP3309361B2 |
PURPOSE: To enable the designing of an efficient high-speed counter structure used for measuring an arbitrary range. CONSTITUTION: The high-speed counter is a functional block structure flexibly connected by a bus structure. A set of ind...
|
|
JP3300648B2 |
To obtain clocks in phase with plural modules having reduced number of wires to suppress the production of noise. A master module 1 frequency-divides a basic clock with high frequency produced by a master module basic clock generating se...
|
|
JP2002190732A |
To provide a counter for an electric signal resistant to noise and free from error count.In the counter which is provided with a diode 1 for detecting an input signal S and a count switch 3 operating with the output of the diode 1 as a c...
|
|
JP3298654B2 |
|
|
JP3295479B2 |
PURPOSE: To lessen a battery capacity required by reducing current consumption due to the renewal of display. CONSTITUTION: Pulse signals having detected the revolution of an impeller of an electronic water meter are inputted to an opera...
|
|
JP2002176354A |
To provide a semiconductor device capable of detecting a malfunctioning state and quickly returning to the normal state.A ring counter 10 is provided with a reset circuit 16 for outputting a reset signal/RESET in the case of detecting an...
|
