Document |
Document Title |
JPH04339416A |
PURPOSE: To facilitate the reduction in the number of control pins for testing, the reduction in the number of test patterns and the design of the test pattern by controlling the carry of a counter in counter test. CONSTITUTION: A carry ...
|
JPH0473752B2 |
|
JPH04128430U |
|
JPH04326816A |
PURPOSE: To prevent a counting circuit at every individual communication signal in a multiplex signal from being increased with the increase of the number of multiplexing. CONSTITUTION: A RAM circuit 4 is provided to be operated by an ad...
|
JPH04326623A |
PURPOSE: To set a count period with a small scale circuit by dividing binary counters into 1/M blocks and resetting the counters with combinations of several kinds of standard blocks deciding the reset condition of the counters for each ...
|
JPH04319817A |
PURPOSE: To obtain a circuit which detects the fault of a counter without duplexing the counter. CONSTITUTION: The counted value 2 is outputted from a 4-bit counter 1 and then inputted to a horizontal parity generating circuit 3. The cir...
|
JPH0468656B2 |
A multi-digit, mixed-base or mixed-radix counter of the type used in digital computing devices wherein the value of each digit of the counter is stored in two parts: a first part being the normal numerical value except in certain excepti...
|
JPH0445305Y2 |
|
JPH0466131B2 |
|
JPH0465571B2 |
PURPOSE:To eliminate the charge distribution due to floating capacitance by adding a load element to an (n+2) multi-input CMOS gate circuit having less number of component elements. CONSTITUTION:The load element QL2 is connected between ...
|
JPH04261218A |
PURPOSE: To reduce the circuit scale by using a counter circuit and a shift register circuit in common. CONSTITUTION: An output signal Q1 of a FF1 (FF1-FFn are negative edge trigger operation flip-flops) is inverted at a trailing of a cl...
|
JPH0438606Y2 |
|
JPH04252970A |
PURPOSE: To obtain which measures a frequency of a carrier necessary for a signal processing at a theoretical accuracy and moreover, at a high speed in a transmission system of digital information using a π/4 shift differential QPSK mod...
|
JPH04252518A |
PURPOSE: To prevent increase in number of pins resulting from increased pin numbers of an IC chip when a counter and a circuit for reading a count are formed by different IC chips caused by necessity of data lines equal to a bit number o...
|
JPH0456492B2 |
|
JPH04241518A |
PURPOSE: To facilitate a stable operation with a single power source against the dispersion of circuit elements by constituting the frequency divider of a GaAs shottchy barrier field effect transistor used as a fundamental element. CONST...
|
JPH0453326B2 |
|
JPH0453327B2 |
|
JPH0496135U |
|
JPH04229721A |
PURPOSE: To add a digital signal, which is given to an input end of a contour, to the output signal of the counter as an signal indicating another binary digit to use it additionally. CONSTITUTION: A digital signal S having 1:1 duty rati...
|
JPH0494828U |
|
JPH04208715A |
PURPOSE: To find abnormality including unused bits by inputting a control signal to a load control means and stopping a load signal from a decoding part and monitoring the output of a counting part or the decoding part in this state. CON...
|
JPH04208714A |
PURPOSE: To stably operate a circuit regardless of speed up of a clock to be counted by intently sampling the counted value by a clock given as the delimiter of a counting time interval and calculating the difference between continuous c...
|
JPH0445857B2 |
A 32-bit adder utilizes an optimal partitioning scheme for improving the 32-bit carry look-ahead. Instead of relying on the powers-of-four partitioning scheme used in prior art adders, the inventive technique uses "double generate" and "...
|
JPH04192924A |
PURPOSE: To attain power on reset without fail even when a power supply condition or the like is different by outputting a signal, which is reset by the output signal of a periodic time longer than the periodic time of the load signal of...
|
JPH04192720A |
PURPOSE: To realize the digital counter circuit with circuit configuration, which is same and simple as well, by latching the output data of a read-only memory circuit by a parallel latch circuit, defining the data as a count output data...
|
JPH04183115A |
PURPOSE: To carry out accurate test of a counter by using the carry of the least significant bit as the carry to be generated from the result of transmission of the carry gate of each bit successively. CONSTITUTION: Assuming test signals...
|
JPH0426884Y2 |
|
JPH0438166B2 |
|
JPH04175012A |
PURPOSE: To realize an integrated counter circuit with a small size and minimum number of components by inserting an RS latch circuit between a pulse generating circuit and a ripple up-counter in an up-counter circuit. CONSTITUTION: When...
|
JPH04172716A |
PURPOSE: To improve the signal characteristic and to reduce the cost by selecting an input buffer having a frequency band of a signal to be frequency- divided, frequency-dividing the inputted signal, forming an output buffer to be output...
|
JPH04162825A |
PURPOSE: To read a counted value during a counting operation by providing a latch having a period not in relation to the function of a counting circuit on the counting circuit. CONSTITUTION: After a counted value is stored in a register ...
|
JPH04160818A |
PURPOSE: To operate the circuit accurately with respect to a change in a duty ratio of a basic clock signal by applying a prescribed logic arithmetic processing to both outputs of 1st and 2nd state generating circuit and the basic clock ...
|
JPH0433170B2 |
|
JPH04157815A |
PURPOSE: To recovery the counter to normal operation by inhibiting an external load signal temporarily when abnormality occurs owing to deviation in the timing of the external load signal. CONSTITUTION: An external input inhibiting means...
|
JPH0432349B2 |
PURPOSE:To reduce the test time, by performing set/reset operation with a signal by-passing the prestage logic at the through-mode and performing the operation with a signal from the prestage logic at the normal mode, by using control pi...
|
JPH04155697A |
PURPOSE: To increase the life of a memory by making inversion of each bit of a memory uniform by using coding and decoding means. CONSTITUTION: Counted values of a counter 1 are divided into ten high order bits A and six low order bits (...
|
JPH0422569Y2 |
|
JPH0430603B2 |
|
JPH0421137Y2 |
|
JPH04130824A |
PURPOSE: To shorten the operation time of plural counters by providing a signal switching circuit on every counter, enabling the counters only when the operation of the counters is recognized and outputting the outputs of the counters fr...
|
JPH0423965B2 |
|
JPH0423449B2 |
Method for the non-volatile storage of the count of an electronic counting circuit in which the respective count is stored by electrically reprogramming a non-volatile data memory, which includes writing the respective new count data int...
|
JPH04105422A |
PURPOSE: To reduce power consumption in an arithmetic section by allowing the arithmetic section to count an integration signal from an integration section and selecting an interrupt signal generating section by a changeover means when n...
|
JPH04100318A |
PURPOSE: To easily test plural counters in a short time by providing a comparison means reading most significant bits of each counter and comparing them to the counter device. CONSTITUTION: A comparator circuit 3 reads most significant b...
|
JPH0417488B2 |
|
JPH0417489B2 |
|
JPH0415511B2 |
|
JPH0486022A |
PURPOSE: To prevent a hardware from increasing by executing reading and resetting to the low-order digit binary counter of (m) bits and a one bit register. CONSTITUTION: A CPU 5 selects the output (c) of a counter 2 for high-order digit ...
|
JPH0479417A |
PURPOSE: To obtain counter output signals whose values are successively changed at intervals of a certain time by adding a preliminarily set value to values of the output signals of a D flip flop circuit to output the results as counter ...
|