| Document |
Document Title |
|
JP6387896B2 |
|
|
JP6379627B2 |
|
|
JP6375317B2 |
A frequency divider includes a least significant (LS) stage, multiple cascaded divider stages, and an output stage. The LS stage receives an input signal, a program bit and a first mode signal, and generates a first frequency-divided sig...
|
|
JP6344979B2 |
|
|
JP2018042167A |
To suppress generation of fluctuations in delay time of a frequency divided clock caused by temperature fluctuations.A clock generating circuit 1 includes: a frequency divided part 16 generating a frequency divided clock of a frequency 1...
|
|
JP2018504819A |
The variable frequency divider device provides a signal obtained by dividing the frequency of an input signal by a variable number D, and includes a first counter, a second counter, and a controller. The first counter treats the first cl...
|
|
JP6268020B2 |
A method of generating a clock includes the steps of calculating a first frequency division number through dividing a frequency of an input clock by a target frequency and a specific integer k (k≧2); calculating a second frequency divi...
|
|
JP2017228894A |
To provide a programmable frequency divider, a PLL synthesizer and a radar apparatus capable of achieving stable operation independently of temperature variation, voltage variation, process variation, and so on.A pulse swallow type progr...
|
|
JP6254394B2 |
|
|
JP6254465B2 |
|
|
JP6234545B2 |
In a PLL circuit, first an ILFD is connected to an output voltage Vtune from an LPF, thereby causing the ILFD to operate as an oscillator. The ILFD, a DIV, PFD, CP, and LPF form a PLL and thereby locking operations are initiated. When a ...
|
|
JP2017181463A |
To make it possible to adjust a bias voltage of a frequency divider circuit even without using an external measuring instrument.A first frequency divider circuit 112 is configured to divide a clock signal oscillated from an oscillation c...
|
|
JP6145195B2 |
An object is to provide a semiconductor device with improved operation. The semiconductor device includes a first transistor, and a second transistor electrically connected to a gate of the first transistor. A first terminal of the first...
|
|
JP6092337B2 |
A latch includes three circuits. The first circuit drives a first output (QB) to a first level when a first input (D) and a first clock phase (CK) are both low, to a second level when D and CK are both high, and provides high impedance (...
|
|
JP6029747B2 |
|
|
JP6028052B2 |
Provided is a semiconductor device including a sequential circuit including a first transistor and a capacitor. The first transistor includes a semiconductor layer including indium, zinc, and oxygen to form a channel formation region. A ...
|
|
JP6005441B2 |
A semiconductor device that includes transistors having the same polarity consumes less power and can prevent a decrease in amplitude of a potential output. The semiconductor device includes a first wiring having a first potential, a sec...
|
|
JP2016171320A |
To reduce the number of transistors connected to a capacitor.A semiconductor device includes a capacitor and a transistor. One electrode of the capacitor is connected to a wire and the other electrode of the capacitor is connected to a g...
|
|
JP5976685B2 |
There are numerous types of dividers that have been employed at various frequency ranges. For many very high frequency ranges (i.e., above 30 GHz), dividers in CMOS have been developed. However, many of these designs use multiple stages....
|
|
JP5974863B2 |
|
|
JP2016525301A |
A frequency divider (300) with a duty cycle adjustment within the feedback loop is disclosed. In an exemplary design, the device includes at least one frequency divider circuit (310a, 310b) and at least one duty cycle adjustment circuit ...
|
|
JP5954077B2 |
|
|
JP2016122897A |
To provide a divider circuit capable of achieving stability of a division operation by suppressing fluctuations in a self oscillation frequency of a flip-flop circuit due to variations in manufacturing transistors for sample or fluctuati...
|
|
JP5932009B2 |
An object is to provide a semiconductor device with improved operation. The semiconductor device includes a first transistor, and a second transistor electrically connected to a gate of the first transistor. A first terminal of the first...
|
|
JP5928590B2 |
|
|
JP5914718B2 |
The time base includes an oscillator generating a periodic signal, a frequency divider circuit formed by a division chain defining several division stages and a circuit for adjusting the divided frequency by inhibiting, in each inhibitio...
|
|
JP5893026B2 |
A frequency divider includes a least significant (LS) stage, multiple cascaded divider stages, and an output stage. The LS stage receives an input signal, a program bit and a first mode signal, and generates a first frequency-divided sig...
|
|
JP5871715B2 |
A semiconductor device with low power consumption and a small area is provided. By using a transistor including an oxide semiconductor for a channel as a transistor included in a flip-flop circuit, a divider circuit in which the number o...
|
|
JP5873543B2 |
A divider circuit includes a shift register which generates 2X (X is a natural number greater than or equal to 2) pulse signals in accordance with a first clock signal or a second clock signal and outputs them, and a divided signal outpu...
|
|
JP5837617B2 |
A frequency divider based on a series of divide-by-2/3 cells and divide-by-1/2/3 cells using extended division range is disclosed. The frequency divider uses modified divide-by-1/2/3 cells and additional circuit elements to correctly div...
|
|
JP5813485B2 |
|
|
JP5804447B2 |
|
|
JP5793698B2 |
An injection locked frequency divider and a PLL circuit, having a wide operating frequency bandwidth and capable of reducing the influence of any parasitic capacitance, are provided. Injection locked frequency divider (100) includes ring...
|
|
JP5787849B2 |
Disclosed is a frequency synthesizer including first and second shift register circuits 3a and 3b each for outputting PLL setting data on a rising edge of a load enable signal, first and second fractional modulators 4a and 4b each for ge...
|
|
JP5774011B2 |
A shift register includes unit circuits connected in multiple stages, each of the unit circuits includes: a final buffer unit having an output transistor; and a signal A generating unit which supplies a first signal to a gate of the outp...
|
|
JP2015149516A |
To provide a frequency divider circuit capable of achieving a circuit with a small number of constituent elements.A frequency divider circuit includes: a mode selection part in which, in a first operation mode, the exclusive-OR of a firs...
|
|
JP5762116B2 |
|
|
JP2015139103A |
To provide a variable frequency divider of a simple circuit configuration capable of changing a division ratio during circuit operation and obtaining a stable output signal of which the duty ratio is 50%, regardless of the division ratio...
|
|
JP5734518B2 |
A shared real-time counter is configured to provide an accurate counter output based on a fast clock period when driven by a fast clock signal or by a slow clock signal. Combinational logic circuitry provides glitch free switching betwee...
|
|
JP5714143B2 |
To suppress degradation of a transistor. A method for driving a liquid crystal display device has a first period and a second period. In the first period, a first transistor and a second transistor are alternately turned on and off repea...
|
|
JP2015043536A |
To provide a fractional frequency divider circuit capable of reducing undesired tone with a simple constitution.There is provided a fractional frequency divider circuit which has an integer frequency division circuit and an adjustment ci...
|
|
JP5672092B2 |
A spread spectrum clock generator includes a phase comparator to detect a phase difference between a reference input clock signal and a feedback signal and output a control voltage, a voltage controlled oscillator to generate an output c...
|
|
JP5657844B1 |
A device for dividing a frequency by 1.5 to generate an orthogonal signal is disclosed. The device includes a frequency divider that receives a differential input signal with a first frequency and two phases and produces a six-phase sign...
|
|
JP5654196B2 |
A device in which a clock generation circuit is connected to a counter circuit for controlling operation timing of a DLL circuit or the like, and the counter circuit is intermittently operated by intermittently supplying a clock signal t...
|
|
JP5654908B2 |
To improve accuracy of a clock signal.A clock signal generation device includes processing sections 31 to 33 for performing correction processing to increase/decrease a first error being a differential value between the first number of c...
|
|
JP5647180B2 |
|
|
JP5636327B2 |
A divider circuit includes a shift register which generates 2X (X is a natural number greater than or equal to 2) pulse signals in accordance with a first clock signal or a second clock signal and outputs them, and a divided signal outpu...
|
|
JP2014197680A |
To reduce current consumption in a frequency dividing circuit; and especially reduce current consumption in a multistage frequency dividing circuit.In a multistage frequency dividing circuit 100, a frequency of an input signal is higher ...
|
|
JP2014180004A |
To provide a method for dividing a frequency of a signal using configurable dividing ratio.An input signal with a first frequency is received at clocked switches in a frequency divider 842 with a configurable dividing ratio. Non-clocked ...
|
|
JP5586399B2 |
A counter includes a buffer unit and a ripple counter. The buffer unit generates at least one least significant signal of a count by buffering at least one clock signal until a termination time point. The ripple counter generates at leas...
|
