Document |
Document Title |
JP6878300B2 |
A multi-modulation scheme is provided that combines pulse-width modulation and phase modulation to transmit a plurality of GPIO signals as virtual GPIO signals.
|
JP6857587B2 |
Disclosed is a signal processing circuit including an analog-to-digital converter, an arithmetic processing unit electrically connected to the analog-to-digital converter, and a first register electrically connected to the arithmetic pro...
|
JP6854915B2 |
A distortion mitigation quantizer circuit includes a pre-quantizer to generate a first quantized signal having L output signal levels from an input signal and a digital pulse-width-modulation (PWM) circuit to modulate the first quantized...
|
JP2021052229A |
To make it possible to generate a high resolution PWM signal while using a realistic clock.A PWM control circuit according to an embodiment includes an oscillator, a counter, a first comparator circuit, a saw-tooth waveform generation ci...
|
JP2020141408A |
To provide a signal processing circuit for reducing power consumption and outputting a stable output signal in driving a circuit containing a load in which a voltage and a current are constant when an output held in a register is constan...
|
JP6750339B2 |
To provide an image forming apparatus and the like that can perform more fragmented temperature control irrespective of a power supply environment without a difference in resolution of PWM control.An image forming apparatus comprises: a ...
|
JP2020088829A |
To provide a triangular wave output circuit capable of ensuring output waveform.A triangular wave output circuit 100 includes a first output circuit 11 and a second output circuit 12. The first output circuit 11 outputs a reference volta...
|
JP6695378B2 |
A timer including a Pulse Width Modulation (PWM) signal generator configured to generate, based on a clock, a PWM signal having a first frequency resolution; a PWM time shifter configured to receive from the PWM signal generator the PWM ...
|
JP6686717B2 |
To inexpensively implement accurate AD conversion without using an expensive high-frequency PLL circuit in a power converter or relay requiring AD conversion of voltage, current, etc.Synchronization of a PWM carrier with decimeter operat...
|
JP2020031374A |
To provide a PWM signal receiving device capable of removing an influence of spike noise and acquiring a duty ratio included in a PWM signal.The PWM signal receiving device includes: an edge detection unit for detecting a rising edge (up...
|
JP2020031272A |
To provide a semiconductor device capable of transmitting data used for different control without increasing a signal path.A pulse generation circuit 6 of a transmission side chip 2 outputs a low-frequency pulse train as a signal INH whe...
|
JP6641421B2 |
|
JP6619756B2 |
The invention relates to oral, topical or injectable compositions for combating liver fluke parasites in mammals, comprising at least one indole derivative active agent. The invention also provides for an improved method for eradicating ...
|
JP6601356B2 |
|
JP2019153840A |
To generate a highly accurate PWM signal in which tone generation is suppressed.A signal processing apparatus for generating a PWM signal from PWM pattern data, includes: a first generation means for generating a PWM waveform from the PW...
|
JP6562758B2 |
A PWM signal generating apparatus configured to generate a PWM signal by applying parallel serial conversion to pattern data obtained by converting input data into a waveform pattern of a PWM signal having one pulse divided into a predet...
|
JP2019126120A |
To provide a motor driver control device which suppresses reduction in accuracy of motor control and improves noise resistance by suppressing fluctuation in duty of a PWM pulse signal with fluctuation in voltage value of a power source u...
|
JP6529128B2 |
|
JP6516929B2 |
An object of the present invention is to synchronize PWM between individual phases of an IPM, so that the IPM has a simplified-scale circuit. An IPM according to the present invention includes a DC-DC converter including a multi-phase ar...
|
JP6476049B2 |
|
JP6449167B2 |
A complementary output generator (COG) module generates at least two complementary outputs determined by rising and falling event sources. In a simple configuration of the COG module, the rising and falling event sources are the same sig...
|
JP6437001B2 |
A multiphase pulse width modulator (PWM) producing N mutually phase shifted PWM signals, which is well-suited for class D audio amplifier applications. The multiphase PWM includes (a) N+1 (N ≧2) analog triangular waveform generators pr...
|
JP6433325B2 |
|
JP6416077B2 |
A circuit is provided that includes summing circuit for comparing the PWM output signal to the PWM input signal and producing an increment signal if a value of the PWM input signal exceeds a corresponding value of the PWM output signal a...
|
JP2018148510A |
To improve a quality of a pulse width modulation signal in an RF band.A communication apparatus generates a modulation signal on the basis of a fluctuation component signal and a phase component signal indicating a fluctuation and a phas...
|
JP2018525868A |
A digital microprocessor apparatus (2) has a central processing unit, a memory (8), and an output signal module (4). The output signal module has a counter (6) arranged so as to count up to a predetermined count value, and an output sign...
|
JP6382473B1 |
The pulse control device 10 receives a switch output unit 100 that generates a pulse output voltage Vo from a DC input voltage Vi and supplies it to a load (for example, a relay coil 21 of a mechanical relay 20) and a feedback voltage of...
|
JP6370201B2 |
|
JP6356140B2 |
A slope compensation module provides slope compensation of a switched-mode power supply using current mode control. The slope control unit comprises a capacitor coupled between an input and an output of the slope control unit, a switch f...
|
JP6337809B2 |
|
JP6332080B2 |
A CPU determines an ON-time setting value with which the generating unit generates a PWM signal having an ON time that is closest to the ON time corresponding to a product of a reference period and a target duty cycle, and sets the deter...
|
JP6332319B2 |
|
JP2018050264A |
To provide a data transmission system capable of relaxing a trade-off relationship between transmission speed and power consumption.The data processing circuit includes: pre-processing means for pre-processing data; and generating means ...
|
JP6295982B2 |
Provided are a signal generating circuit, a voltage conversion device, and a signal generating method configured to make a minimum unit of values that are respectively set in m (where m is a natural number equal to or greater than 2) gen...
|
JP6298374B2 |
|
JP2018037931A |
To provide a signal processing circuit capable of mixing an analog signal and a digital signal and outputting the mixed signal from one terminal in spite of a small circuit configuration.A signal processing circuit 1 having analog input ...
|
JP6278626B2 |
|
JP6269667B2 |
|
JP2018007033A |
To easily control a pulse signal with high accuracy, even at the change of a target specification, such as a pulse signal period to be generated.A clock generation part 44 generates a first to a fourth clock signal having periods of T-T....
|
JP2017220438A |
To provide a phase control and a PWM converter capable of stably dimming an LED lighting fixture dimming by a Pulse Width Modulation (PWM) system with a converter that stably outputs an unstable signal of a phase control system dimmer in...
|
JP6225526B2 |
A gyro sensor includes a vibrator and a drive circuit. A PWM drive signal is applied to a pair of electrodes of the vibrator. The drive circuit outputs a high level signal and a low level signal to the electrodes as the PWM drive signal....
|
JP6227890B2 |
Disclosed is a signal processing circuit including an analog-to-digital converter, an arithmetic processing unit electrically connected to the analog-to-digital converter, and a first register electrically connected to the arithmetic pro...
|
JP6217737B2 |
|
JP6219087B2 |
|
JP6217736B2 |
The pulse width modulator includes a subtraction unit configured to perform subtraction between an m value digital signal and a pulse width modulation signal; a feedforward filter unit configured such that a ΔΣ modulator to which an ou...
|
JP6203710B2 |
A high voltage waveform is generated that is similar to a low voltage input waveform. The high voltage waveform is a series of pulses that are applied directly to the device. An error signal controls the frequency, magnitude, and duratio...
|
JP2017163517A |
To provide a PWM formation circuit capable being used in a low voltage and low power consumption in a hearing aid or the like.Two pairs of transistors 5 in which an emitter is earthed, and a collector is connected to a first power source...
|
JP6186726B2 |
|
JP6164541B2 |
The invention relates to a self-oscillating pulse-width modulation amplifier in the form of a sine-cosine modulator (10) comprising at least two comparators (13, 14), two integrators (11, 12), a power switching stage (15), and negative f...
|
JP6157716B2 |
A power encoder includes an amplitude-phase splitter for splitting an input signal into an envelope signal and a phase modulated signal, and a pre-distortion unit for distorting the envelope signal using a look-up table (LUT) to produce ...
|