| Document |
Document Title |
|
JP5621795B2 |
|
|
JP2014168108A |
To reduce power consumption of the whole device by minimizing power consumption of an oscillator which generates carrier, in a wireless transmitter performing wireless transmission by generating a pulse modulation signal corresponding to...
|
|
JP5585700B2 |
|
|
JP2014161099A |
To provide a PWM control device that outputs a high frequency PWM signal by bringing infinitely close to zero an overhead time caused by the replacement of a function of an analog comparator with a duty ratio operation section of a digit...
|
|
JP5560453B1 |
To provide a PWM output device which can be formed by a simple and low-cost circuit configuration and can easily perform on / off control at a high switching frequency and fine adjustment of a duty ratio. A signal output unit 11 for outp...
|
|
JP2014120790A |
To provide a pulse modulation circuit comprising an existing circuit which implements a compact circuit comprising a reduced number of elements by dispensing with a dedicated circuit provided for the addition of the function of a phase m...
|
|
JP5488074B2 |
A triangular wave generator in a pulse width modulation signal generator to generate a triangular wave signal and a pair of pulse signals. The first pulse signal is pulsed for a given duration of time when the triangular wave signal reac...
|
|
JP2014082597A |
To implement a PWM signal generation device capable of generating a high resolution PWM signal even if driven by a clock of a GHz level frequency in a simple design.Parallel data on which a PWM signal is based is input into two parallel-...
|
|
JP5482885B1 |
To generate a pulse width modulated signal having a small amount of distortion component and not affected by in-phase noise or offset voltage. An integrator circuit 3 has a current is1= Io o+ Δi (Δi = G | esAfter charging for a predete...
|
|
JP5487721B2 |
|
|
JP5475125B2 |
Techniques for generating a signal having a predetermined duty cycle. In an exemplary embodiment, a first counter is configured to count a first number of cycles of an oscillator signal, and a second counter is configured to count a seco...
|
|
JP5461097B2 |
|
|
JP5452848B2 |
Systems in accordance with the presently claimed invention use input data to create an output pulse that is a fraction of the width of an input pulse. In some embodiments, the invention accepts input data and an input signal that has pul...
|
|
JP5451518B2 |
|
|
JP5439694B2 |
|
|
JP5420971B2 |
|
|
JP5423477B2 |
To provide a pulse width modulation circuit using an astable multi vibrator circuit not requiring a level shift circuit. A comparator COMPa in the pulse width modulation circuit 1 is driven by voltages Vcc, Va(
|
|
JP5423478B2 |
|
|
JP5408893B2 |
A motor drive circuit comprising: a triangle wave generation circuit configured to charge/discharge a capacitor with a charging/discharging current having a current amount corresponding to an amplitude control voltage for controlling an ...
|
|
JP5398380B2 |
|
|
JP2014007455A |
To provide a PWM signal creation device that creates a plurality of PWM signals of different frequencies by the use of a single clock (timer).The PWM signal creation device that has a clock 17 for creating pulses of a period T0 and, on t...
|
|
JP5391363B2 |
A variable modulus sigma delta (SigmaDelta) modulator for a fractional-N frequency synthesizer in accordance with the present invention may include an integer division unit; a pulse-width modulation (PWM) generator, a SigmaDelta noise-sh...
|
|
JP5391318B2 |
|
|
JP5380418B2 |
A triangle waveform generator is set forth that comprises a capacitive element, a regulator, and a control circuit. The regulator is configured to charge the capacitive element in responsive to a first control signal and to discharge the...
|
|
JP5381442B2 |
|
|
JP5368626B2 |
A frequency-voltage converting circuit 13 is composed of a switch unit including switches SW1 and SW2, electrostatic capacitive elements C and C10 to C13, and switches CSW0 to CSW3. The electrostatic capacitive elements C10 to C13 are co...
|
|
JP2013247574A |
To provide a PWM signal generation circuit capable of changing an oscillation frequency of a PWM signal and a semiconductor device therewith which implement a noise reduction.For example, the PWM signal generation circuit includes a tria...
|
|
JP2013243436A |
To regulate a change in pulse width of an output signal of an output buffer circuit relative to an input signal.A delay compensation circuit 100 includes: a first capacitor Ca for holding a voltage corresponding to a second rising delay ...
|
|
JP5356133B2 |
To provide a PWM pulse generation device capable of securing a high S/N by use of a digital circuit that works with a low clock frequency. The PWM pulse generation device converts an analogue amplitude conversion signal M into a digital ...
|
|
JP2013240037A |
To provide a PWM circuit which can have two refresh rates, and a PWM signal generation method related thereto.A PWM circuit can have two refresh rates, and includes a first PWM signal generator and a second PWM signal generator. The firs...
|
|
JP5354471B2 |
To provide a signal transmission device capable of making a circuit scale small even when handling a plurality of analog signals. The signal transmission device results from improving a signal transmission device receiving first and seco...
|
|
JP2013236295A |
To improve the resolution of a PWM signal without increasing the frequency of a clock signal.A semiconductor device (1, 4) selectively counts any one of a plurality of clock signals (CLK_0-CLK_7) different in phase from one another, and ...
|
|
JP5326654B2 |
A resistor element is arranged between an input terminal and a node. A switch element is arranged between the node and a ground voltage, and is conducted according to a voltage level of the node. A resistor element is arranged between th...
|
|
JP2013223202A |
To provide a pulse width modulation circuit that suppresses noise and a zero crossing distortion, and reduces pop noise by suppressing the generation of a DC offset.The pulse width modulation circuit includes: a first PWM circuit 3 for p...
|
|
JP5320975B2 |
A pulse width modulation circuit includes: a reference signal generator which generates a plurality of mutually differing reference signals; a comparator which compares the reference signals and an input signal with respect to magnitude,...
|
|
JP5323517B2 |
The present invention provides a noncontact interface technique capable of performing communication operation without stopping an internal operation even when a clock signal cannot be extracted from a carrier wave. In a semiconductor dev...
|
|
JP5319986B2 |
A pulse signal generator includes a period setting unit that receives a period set signal including an information indicative of a pulse period, and that outputs a period control signal controlling the pulse period, a duty ratio setting ...
|
|
JP5315413B2 |
A signal processor (30) is provided. The signal processor (30) is configured to receive a first analog signal and convert the first analog signal into a digital signal. The digital signal is transmitted across an electrical barrier and c...
|
|
JP2013211682A |
To provide a pulse signal generating circuit capable of generating a highly precise PWM signal.A PWM period adjustment part 400 generates a second count-up signal en2 by adjusting a count-up signal en generated by dividing a clock, on th...
|
|
JP5291627B2 |
The PWM signal generator of the present invention generates a first pulse waveform in which a first on-time T 1 calculated by a first on-time calculator (401) is used as an on-duration, and a second pulse waveform in which a second on-...
|
|
JP2013172293A |
To provide a technique for generating a digitally modulated sound signal as an analog signal by pulse width modulation.An analog signal generation apparatus for reproducing a digital signal into an analog compressional signal includes: a...
|
|
JP5269576B2 |
A signal modulator that can control transmission power if level adjustment of a continuous signal from an oscillator is executed is provided. A pulse generator of one example of a signal modulator includes an oscillator, a control signal...
|
|
JP5266040B2 |
To generate PWM signals of three levels for bridged transless (BTL) or the like from input PWM signals of two levels completely without using a low-pass filter. PWM signals of two levels are input to obtain a synchronous PWM signal synch...
|
|
JP2013157847A |
To provide a triangular wave generation circuit that outputs a triangular signal with reduced temporal variations in the peak value.Sources of P channel transistors 11, 12 are connected to a high potential side power supply VDD, and sour...
|
|
JP2013156326A |
To provide a backlight driving device of a liquid crystal display device that enables luminance of a backlight to be stabilized, resulting from being not readily affected by a phase variation of an external vertical synchronization signa...
|
|
JP2013157818A |
To execute a mute process instantly at a transition from a power-on state to a power-off state, and prevent the mute process from being executed upon an input supply voltage drop in the power-on state.In a power-on state, a resistance R1...
|
|
JP5262165B2 |
To provide a compact digital AGC circuit requiring no multiplier for operation, such as gain calculation. The digital AGC circuit comprises: a ΣΔ modulator 61 composed of a D/A conversion means 43 for outputting an amount of charge of ...
|
|
JP5258827B2 |
|
|
JP5234032B2 |
|
|
JP5231406B2 |
A bidirectional direct sequence spread spectrum half-duplex RF modem. that can be applied to transmit and receive numerous types of analog and digital pulse modulation. The modem incorporates a SAW based correlator for performing the spr...
|
