Login| Sign Up| Help| Contact|

Patent Searching and Data


Matches 51 - 100 out of 5,333

Document Document Title
WO/2011/129727A1
A power-amplifier arrangement (35) is disclosed. The power-amplifier arrangement (35) comprises a pulse modulator (40) adapted to receive a digital input signal of the power-amplifier arrangement (35) and generate, based on the digital i...  
WO/2011/012614A3
Method and system for weighting the amplitude of an event in a time -based code. The time-based code is divided into time intervals. Each of the time intervals of the time-based code corresponds to a digit in the received signal. Each di...  
WO/2011/070810A1
Provided is a selection device including an acquisition section for acquiring digital selection signals, and an output section for outputting selection signals to respective unit cells, each unit cell capable of being commanded to output...  
WO/2011/048107A1
The invention relates to a method for encoding contactless communication data from a transponder to a reader via charge modulation, in the form of a set of modulation patterns, each modulation pattern being a series of charge levels of a...  
WO/2011/012158A1
Methods, systems, and apparatus, including computer programs encoded on a computer storage medium, for encoding and decoding information. In one aspect, methods of encoding information in an encoder include the actions of receiving a sig...  
WO/2011/012614A2
Methods, systems, and apparatus, including computer programs encoded on a computer storage medium, for encoding and decoding information. In one aspect, methods of encoding information in an encoder include the actions of receiving a sig...  
WO/2010/145322A1
An information transmission method in a radio frequency identification system includes: the information to be sent is composed to a frame which is sent after being coded and modulated, wherein, the constitution of the frame comprises a l...  
WO/2010/115790A1
The invention is made in the technical field of encoding and decoding of bit sequences. The invention proposes a device for compression-encoding an input bit sequence (IBS) in which Zeroes and Ones occur equally frequent, comprising an X...  
WO/2010/102382A1
An apparatus is provided for generating a timing signal having an input for receiving a first signal indicating successive time intervals, means for receiving a second signal indicating successive time intervals, and a generator adapted ...  
WO/2010/094296A1
The present invention relates to a method of decoding a digital signal which is encoded as a code sequence in Manchester code and which is submitted by a data source, comprising the following steps: a) determine the time (t) between two ...  
WO/2010/053638A2  
WO/2010/046831A1
A method of calibrating a pipelined analog to digital converter (400) having a plurality of DAC elements (410) and an additional calibration DAC element (420), in which a combination of positive, negative and zero reference voltages to t...  
WO/2010/037707A1
For deriving a repeated minimum transition run limited channel code and decoder from a given state transition diagram of an original code that is finite state machine decodable, run-length limited and has no repeated minimum transition r...  
WO/2010/020030A1
Methods and apparatus for encoding data for wireless transmission are disclosed in which a data message may be encoded into a transmission code as a first coding format and a second coding format. The first coding format characterized by...  
WO/2010/000133A1
A data transmission method is disclosed, and the method includes: encoding a binary data to be transmitted using the encoding principle as follows: encoding the binary data x1 using the manner of no-jumping the middle phase; encoding the...  
WO/2009/062771A3
The invention relates to a method for transmitting data between two devices. The invention is characterized in that the data frames of the data are time-adjusted in such a manner that a constant number of edges is used for the data frame...  
WO/2009/104154A1
The invention refers to a run- length limited method of coding M-bit symbols, the M-bit symbols including M-bit data symbols and M-bit control symbols, the method comprising coding N-bit data blocks into M-bit data symbols, with M>N, the...  
WO/2009/103723A1
A channel encoding method is disclosed, which comprises dk-encoding and NRZI precoding, the output of which obeys a repeated minimum transition runlength constraint and is FSM decodable with a given lookahead depth. Occurrences of RMTR v...  
WO/2009/067633A1
We investigate a novel storage technology, Rank Modulation, for flash memories. In this scheme, a set of n cells stores information in the permutation induced by the different charge levels of the individual cells. The resulting scheme e...  
WO/2009/067624A1
We investigate error-correcting codes for a novel storage technology, which we call the rank-modulation scheme. In this scheme, a set of n cells stores information in the permutation induced by the different levels of the individual cell...  
WO/2006/132780A3
A method for encoding data includes a super cooling process wherein an input stream is manipulated, encoded and summarized to form entities that represent the input stream in a different form in super cooled sets. The super cooled sets c...  
WO/2009/027913A1
A visible pattern is obtained by modulating the digital sum value. Because the digital sum value modulation allows the choice of several different channel bits groups between DC control points, the selection of a group of channel bits re...  
WO/2008/150972A3
Digital audio circuitry including modulation circuitry (35) for generating a pulse- width modulated (PWM) signal from processed pulse-code modulated (PCM) audio signals. The modulation circuitry includes a duration quantizer function (32...  
WO/2009/004084A1
Method and apparatus are provided for encoding and decoding rate-(s(K+1))/(s(K+1)+1) TCMTR(j,k,t,a) codes, where s is the ECC symbol size in bits and K is the number of unencoded symbols that are interleaved with an (s+1)-bit encoded blo...  
WO/2008/150972A2
Digital audio circuitry including modulation circuitry (35) for generating a pulse- width modulated (PWM) signal from processed pulse-code modulated (PCM) audio signals. The modulation circuitry includes a duration quantizer function (32...  
WO/2008/147631A1
An encoding technique is disclosed for mitigating against the effects of Intersymbol Interference (ISI) and DC creep by forcing data transitions at least every two data bits. Two consecutive bits of data in the original non-return-to- ze...  
WO/2008/138707A1
An unencoded m-bit data input sequence is divided into a block of n bits and a block of m-n bits. The block of n bits is divided into a first set of n+1 encoded bits, wherein at least one of P1subblocks of the first set satisfies a G, M ...  
WO/2008/026112A3
A method for coded data transmission between a base station (10) and at least one transponder (20) within a wireless data transmission system (1), the method comprising the steps of: - providing a set of symbols (S1... S2n) for encoding ...  
WO/2008/050569A1
It is possible to provide an encoding technique having a preferable encoding efficiency and capable of being synchronized with encoded data. In order to achieve the object, an encoding device converts 2-bit information data into 4-bit en...  
WO/2007/125366A3
Digital-to-Analogue Converters This invention generally relates to digital-to-analogue converters (DACs). More particularly it relates to differential, current-steering DACs with reduced small signal differential non-linearity. A differe...  
WO/2008/026112A2
A method for coded data transmission between a base station (10) and at least one transponder (20) within a wireless data transmission system (1), the method comprising the steps of: - providing a set of symbols (S1... S2n) for encoding ...  
WO/2008/012904A1
In a full digital amplifier for an audio amplifier or the like, it is possible to suppress the concentration of an electromagnetic noise emission spectrum at a specific frequency. A sampling period variation type digital filter is realiz...  
WO/2008/008629A2
In accordance with the present invention there are provided herein asynchronous reconfigurable logic fabrics (302, 304) for integrated circuits and methods for designing asynchronous circuits to be implemented in the asynchronous reconfi...  
WO/2007/139424A1
The inventive method consists in integrating a data signal, in forming four pulse sequences, at the moments,when pulses of the third and fourth sequences occur, in forming levels of an output binary signal and in forming pulses which ena...  
WO/2007/125202A1
In this invention, the data are integrated into a square wave of frequency F which includes high (14) and low (15) crenellation, modulated by binary transitions (16, 17) which are representative of the data and then transmitted at a defi...  
WO/2007/125366A2
Digital-to-Analogue Converters This invention generally relates to digital-to-analogue converters (DACs). More particularly it relates to differential, current-steering DACs with reduced small signal differential non-linearity. A differe...  
WO/2007/080547A3
An encoding scheme generates an encoded nine bit code word from each input eight bit data word. The coding scheme is such that the encoded data words have advantageous properties, such as a minimum of two polarity transitions in each enc...  
WO/2007/072277A3
Presently known d=l codes have long trains consisting of consecutive 2T runs and an overall high frequency of occurrence of the shortest 2T runs that reduce the performance of the bit detector. By using a code with an MTR constraint of 2...  
WO/2007/113736A1
A digital signal converter (CNV) converts a digital input signal (PCM) into a pulse width modulated signal (PWM), which is a binary signal that comprises pulses of varying width. The digital signal converter can operate in a signal mode ...  
WO/2007/103317A1
The disclosed technology provides systems and methods for encoding data based on a run-length-limited code and an error correction code to provide codewords. The codewords include RLL-encoded data that are produced based on the RLL code,...  
WO/2007/080547A2
An encoding scheme generates an encoded nine bit code word from each input eight bit data word. The coding scheme is such that the encoded data words have advantageous properties, such as a minimum of two polarity transitions in each enc...  
WO/2007/080635A1
Provided are a switching circuit for controlling an input signal to be converted whether into an RZ or NRZ signal synchronized with a clock signal for output, a first processing circuit that reads the input signal and outputs a first sig...  
WO/2007/010503A3
The present invention relates to a 4-level logic decoder for decoding n 4-level input data signals into n 2-bit signals. The 4-level logic decoder comprises n decoding circuits (120) with each decoding circuit comprising comparison circu...  
WO/2007/072277A2
Presently known d=l codes have long trains consisting of consecutive 2T runs and an overall high frequency of occurrence of the shortest 2T runs that reduce the performance of the bit detector. By using a code with an MTR constraint of 2...  
WO/2007/044661A3
A system and method for storing and managing digital content is disclosed. Uncompressed digital content is obtained and automatically stored on a memory device, such digital content becoming immediately available to a user from the memor...  
WO/2007/027673A2
In accordance with the teachings of this disclosure, an Ethernet device is provided that draws current below a predetermined voltage, and as the voltage across the device exceeds the threshold, the device transforms into a high-impedance...  
WO/2007/017618A1
A voltage regulation device adapted for connection to a varying electrical supply and to regulate the voltage supplied to certain selected circuits whose loads benefit from voltage regulation. The device comprises a PWM or phase angle sw...  
WO/2007/010503A2
The present invention relates to a 4-level logic decoder for decoding n 4-level input data signals into n 2-bit signals. The 4-level logic decoder comprises n decoding circuits (120) with each decoding circuit comprising comparison circu...  
WO2006092201A3
The invention relates to a bus system (1) for real-time communication between a higher-ranking unit (11,13) and at least one subordinate unit (1), said bus system being used to exchange address and data information via a bus (15). Accord...  
WO/2006/092201A2
The invention relates to a bus system (1) for real-time communication between a higher-ranking unit (11,13) and at least one subordinate unit (1), said bus system being used to exchange address and data information via a bus (15). Accord...  

Matches 51 - 100 out of 5,333