Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
【発明の名称】CANマイクロコントローラにおいてデータの完全性を確保するセマフォー符号化法およびこの方法を実行するCANマイクロコントローラ
Document Type and Number:
Japanese Patent JP2003509787
Kind Code:
A
Abstract:
A method for use in a CAN device (e.g., a CAN microcontroller) that includes a processor core and hardware external to the processor core (e.g., a DMA engine) that writes message data into a designated message buffer for ensuring integrity of the message data stored in the designated message buffer. The method includes providing a three-state semaphore to indicate a current access status of the designated message buffer, the three-state semaphore having a first state indicative of the hardware external to the processor core starting to write new message data into the designated message buffer, a second state indicative of the hardware external to the processor core having finished writing the new message data into the designated message buffer, and, a third state indicative of the processor core starting to read message data from the designated message buffer. The processor core determines whether the designated message buffer is ready to be accessed based on the current state of the semaphore. The processor core, after determining that the designated message buffer is ready to be accessed, reads the message data from the designated message buffer. After the processor core has finished reading the message data from the designated message buffer, it checks the current state of the semaphore to determine whether it has changed to a different state during the time that the processor core was reading the message data from the designated message buffer. If the processor core determines that the current state of the semaphore changed during the time that the processor core was reading the message data from the designated message buffer, it again determines whether the designated message buffer is ready to be accessed, based on the current state of the semaphore. After again determining that the designated message buffer is ready to be accessed, the processor core again reads the message data from the designated message buffer.

Inventors:
William, Sylkhkov
Neil, E. Burns
Peter, Hank
Masius, mousse
Application Number:
JP2001524323A
Publication Date:
March 11, 2003
Filing Date:
September 06, 2000
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
Konin Krekka Philips Electronics NV
International Classes:
H04L12/40; G06F9/52; G06F13/38; G06F15/177; G06F15/78; H04L12/413; H04L12/56; H04L12/70; H04L29/06; H04L1/00; H04L1/16; (IPC1-7): G06F13/38; G06F15/177; H04L12/40
Attorney, Agent or Firm:
Kenji Yoshitake (4 others)