Title:
【発明の名称】集積回路配線装置
Document Type and Number:
Japanese Patent JP2605924
Kind Code:
B2
Abstract:
PURPOSE:To realize the effective utilization of a channel region by a method wherein a virtual border line is set inwardly away from another border line provided to a virtual wiring region by a previously prescribed distance, a first path the nearest to a first and a second side is selected as a part of a wiring path which connects terminals provided onto the first and the second side located outside of a region sandwiched between the border lines. CONSTITUTION:In a quadrangular virtual wiring region which contains the wiring effective part of a second side which serves as a side of a first block 5a on an integrated circuit and the wiring effective part of a second side opposed to the first side of a second block 5b adjacent to the first block 5a as border lines, a wiring path which connects terminals a, b, and c provided to the first side to terminals a', b', and c' and virtual terminals b1, b2, and b3 on the other border line of this wiring region is formed of a first path in parallel with the first and the second side and a second path which crosses the first path at a right angle. A polygonal wiring region surrounded along the formed paths is made to serve as a positive wiring region between the two blocks 5a and 5b. Furthermore, a virtual border line 2 is set inwardly away from the other border line of the virtual wiring region by a previously prescribed distance, and a first path the nearest to the first and the second side is selected as a part of a wiring path which connects terminals a and a' on the first and the second side located outside of the region sandwiched between the virtual border lines 2.
More Like This:
| JPH04140885 | CIRCUIT DIAGRAM EDITTER |
| JP2019020687 | DISPLAY DEVICE |
| JPH04180263 | SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE |
Inventors:
Tsutomu Kimoto
Application Number:
JP11234690A
Publication Date:
April 30, 1997
Filing Date:
April 27, 1990
Export Citation:
Assignee:
NEC
International Classes:
H01L21/82; G06F17/50; (IPC1-7): H01L21/82; G06F17/50
Domestic Patent References:
| JP2278828A | ||||
| JP62128152A | ||||
| JP57106050A | ||||
| JP61285735A | ||||
| JP6481338A | ||||
| JP1243540A |
Attorney, Agent or Firm:
Naotaka Ide