Title:
【発明の名称】情報処理装置
Document Type and Number:
Japanese Patent JP2677719
Kind Code:
B2
Abstract:
A processor including an instruction register which holds a plurality of user instruction codes one by one, a state counter which outputs a number indicating the internal state of a system which changes along with the execution of instructions, and a decoder which receives as input the contents of the instruction register and the state counter and produces various types of control signals for the system. The processor has two further units added. One is a detection/storage unit which detects the occurrence of predetermined specific processing and when detecting the same stores the specific instruction code preselected from among the abovementioned user instruction codes in the instruction register. The other is a state changing unit which, when there is a detection, presets the internal state number shown by the state counter to a certain value by force and which converts the instruction corresponding to the specific instruction code to an instruction compatible with the above-mentioned specific processing.
More Like This:
Inventors:
Fuse Takeshi
Application Number:
JP10278191A
Publication Date:
November 17, 1997
Filing Date:
May 08, 1991
Export Citation:
Assignee:
富士通株式会社
International Classes:
G06F9/22; G06F9/30; G06F9/48; G06F9/318; G06F9/32; G06F9/38; (IPC1-7): G06F9/46; G06F9/30
Domestic Patent References:
| JP58158744A | ||||
| JP1263732A | ||||
| JP2126321A | ||||
| JP531432A | ||||
| JP5313854A | ||||
| JP6133542A |
Attorney, Agent or Firm:
Ariga Gunichiro