Title:
【発明の名称】位相検波器、移相器及びディジタル信号復調装置
Document Type and Number:
Japanese Patent JP3361170
Kind Code:
B2
Abstract:
PURPOSE:To output the voltage according to the phase difference of an I signal and a Q signal to be input signals with high accuracy, without generating an error of a phase rotation component theta in the output voltage of a phase detector. CONSTITUTION:Two phase detection circuits are used. Of the I signal and Q signal outputted by a variable phase two-distribution circuit, the I signal is inputted in the transistor for mixer of a first detection circuit 3 and the buffer transistor of a second detection circuit 4. The Q signal is inputted in the buffer transistor of the first detection circuit 3 and the transistor for mixer of the second detection circuit 4. The output voltage of the first and second detection circuits 3 and 4 is synthesized in a synthetic circuit 5 and the voltage is defined as phase detection output voltage.
More Like This:
| JP2001127624 | PLL DEVICE |
| JP2007201565 | PLL CIRCUIT |
| JP2847493 | [Title of Invention] Clock signal extraction circuit from high-speed data stream |
Inventors:
Satoshi Adachi
Akio Yamamoto
Masaki Noda
Akio Yamamoto
Masaki Noda
Application Number:
JP1800094A
Publication Date:
January 07, 2003
Filing Date:
February 15, 1994
Export Citation:
Assignee:
株式会社日立製作所
International Classes:
H03L7/087; H03D3/06; H03L7/085; H04L27/14; H04L27/227; H04L27/38; (IPC1-7): H03L7/085; H03D3/06; H04L27/14; H04L27/227; H04L27/38
Domestic Patent References:
| JP56140707A |
Attorney, Agent or Firm:
Akio Namiki