Title:
送信装置および受信装置
Document Type and Number:
Japanese Patent JP4125160
Kind Code:
B2
Abstract:
A communication apparatus and method for preventing interference with information transmitted from one apparatus to another apparatus. The apparatus and method comprising selecting M different numbers, receiving a signal, generating a clock from the received signal, counting the generated clock, and transmitting information according to the clock count and the selected numbers, wherein if the information is determined to be invalid, the information is re-transmitted.
More Like This:
| JP2015207785 | SEMICONDUCTOR DEVICE |
| JPH10209929 | CLOCK GENERATING CIRCUIT, SEMICONDUCTOR INTEGRATED CIRCUIT AND IC CARD |
| JP2002067545 | DELIVERY SLIP |
Inventors:
Akihiro Mimoto
Application Number:
JP2003060209A
Publication Date:
July 30, 2008
Filing Date:
March 06, 2003
Export Citation:
Assignee:
Canon Inc
International Classes:
G06K19/07; G06K7/00; G06K17/00; H04B1/40; H04Q7/20
Domestic Patent References:
| JP58162881A | ||||
| JP9238115A | ||||
| JP8136648A | ||||
| JP2000049656A | ||||
| JP8167090A | ||||
| JP8202906A | ||||
| JP9321652A | ||||
| JP2002026760A |
Attorney, Agent or Firm:
Shinichi Kawakubo