Title:
積層セラミックコンデンサ
Document Type and Number:
Japanese Patent JP4182007
Kind Code:
B2
Abstract:
A multilayer ceramic capacitor 1 having internal electrode layers 3, internal dielectric layers 2 having the thickness of less than 2 mu m, and external dielectric layers 20 wherein; the internal dielectric layers 2 and the external dielectric layers 20 include a plural number of dielectric particles 2a, 20a, and when y1 is ratio(D50a/D50b) of D50a and D50b where D50a is an average particle size of dielectric particles 2a included in the internal dielectric layers 2 and D50b is an average particle size of dielectric particles 20a included in the external dielectric layer 20 and located at least 5 mu m away from an internal electrode layer 3a, arranged outermost part of all the internal electrode layers, to the stacked direction, and x is thickness of the internal dielectric layer 2, y1 and x satisfy the following equations; y1≤-0.75x + 2.275 and y1≥-0.75x + 1.675. According to the present invention, even when thickness of internal dielectric layers 2 were made thinner, a multilayer ceramic capacitor wherein improvements in all kinds of electric characteristics, specially an improvement in TC bias characteristic while having sufficient dielectric constant can be expected.
Inventors:
Takako Hibi
Miyauchi Mari
Kazunori Noguchi
Yo Sato
Miyauchi Mari
Kazunori Noguchi
Yo Sato
Application Number:
JP2004024231A
Publication Date:
November 19, 2008
Filing Date:
January 30, 2004
Export Citation:
Assignee:
tdk Corporation
International Classes:
H01G4/12; H01G4/30
Domestic Patent References:
JP11273986A | ||||
JP2003068564A | ||||
JP2003124049A | ||||
JP9241074A |
Foreign References:
US20030041427 |
Attorney, Agent or Firm:
Hitoshi Maeda
Shingo Nishide
Koichiro Okura
Miki Sato
Shingo Nishide
Koichiro Okura
Miki Sato
Previous Patent: 座標オフセット調整方式及び座標オフセット調整方法
Next Patent: METHOD FOR PREVENTING INTERIOR DEFECT WHEN PRODUCING SEAMLESS TUBE
Next Patent: METHOD FOR PREVENTING INTERIOR DEFECT WHEN PRODUCING SEAMLESS TUBE