To provide a shading correction circuit which suppresses storage capacity for memorizing correction values, and can realize high precision shading correction.
In the shading correction circuit 1, either one address of main scanning direction or sub-scanning direction is created for respective image data in a image region by an address creation means 2. In an address conversion means 3, an address of an address creation means 2 is converted in a specified conversion mode corresponding to an inputted mode selection signal MA. A storage means 4 stores correction coefficients corresponding to addresses of the address conversion means 3, and an operation means 5 makes operation for shading correction using correction coefficients read from the storage means 4 based on the address of the address conversion means 3, and image data inputted from an imaging element.
COPYRIGHT: (C)2005,JPO&NCIPI
JP2000069359A | ||||
JP2001016509A | ||||
JP9130603A | ||||
JP5176216A | ||||
JP2002131623A | ||||
JP2003018472A | ||||
JP9307789A | ||||
JP6197266A |
Makoto Onda