Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
マルチスレッディングのスレッド管理の方法および装置
Document Type and Number:
Japanese Patent JP4528300
Kind Code:
B2
Abstract:
Methods and apparatuses for thread management for multi-threading are described herein. In one embodiment, exemplary process includes selecting, during a compilation of code having one or more threads executable in a data processing system, a current thread having a most bottom order, determining resources allocated to one or more child threads spawned from the current thread, and allocating resources for the current thread in consideration of the resources allocated to the current thread's one or more child threads to avoid resource conflicts between the current thread and its one or more child threads. Other methods and apparatuses are also described.

More Like This:
JP2023551157Mobile KUBE-EDGE automatic configuration
JP6415556Methods, devices, and computer programs for allocating computing elements within a data receiving link (computing element allocation within a data receiving link)
JP2015108993DATA PROCESSING BASED AUTOMATIC SELECTION SYSTEM AND PROCESSING DISTRIBUTION RULE CREATION METHOD IN DATA PROCESSING BASED AUTOMATIC SELECTION SYSTEM
Inventors:
One, Hong
One, Perry
Gilker, Milind
Raverie, Daniel
Hofflener, Gerolf
Chang, Jin Min
Riao, Siu-Way
Shane, John
Kim, Dong Khun
Application Number:
JP2006527169A
Publication Date:
August 18, 2010
Filing Date:
September 29, 2004
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
INTEL CORPORATION
International Classes:
G06F9/50; G06F9/45; G06F9/46
Domestic Patent References:
JP1097435A
JP200315892A
Other References:
Dongkeun Kim and Donald Yeung,Design and Evaluation of Compiler Algorithms for Pre-Execution,Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems(ASPLOS-X),2002年10月 2日,pp.159-170
J.M.Mulder,Inter: An Inexpensive Inter-Procedural Register Allocator,Microprocessing and Microprogramming,NL,Elsevier B.V.,1989年 8月,Volume 27, Issues 1-5,pp.95-100
田代大輔、外3名,スレッド投機実行におけるエッジに着目したスレッド分割手法,情報処理学会研究報告,日本,社団法人情報処理学会,2003年 5月 8日,第2003巻,第40号,pp.67-72
川梅慶紀、外3名,単一チップマルチプロセッサ・アーキテクチャSKYにおけるスレッド分割技法の評価,情報処理学会研究報告,日本,社団法人情報処理学会,2002年 2月 1日,第2002巻,第9号,pp.1-6
Attorney, Agent or Firm:
Akihiro Ryuka



 
Previous Patent: JPS4528299

Next Patent: 直接デジタルシンセサイザの周波数分解能を向上させるための方法および...