Title:
入出力装置およびその制御方法
Document Type and Number:
Japanese Patent JP4808064
Kind Code:
B2
Abstract:
The present invention provides an input/output device capable of bringing a per-unit input/output circuit into a simple configuration without impairing reliability even when logic levels opposite in polarity are outputted between input/output devices made conductive to the outside. The input/output device is equipped with one reference port Pk selected from a port group which inputs and outputs signals, target ports Pt selected from other than the reference port of the port group, and a conduction detector which detects that conduction is made between input/output terminals for the reference port Pk and the target ports Pt.
More Like This:
| WO/2021/172712 | CURRENT MODE LOGIC CIRCUIT |
| WO/2001/056084 | LOW POWER DISSIPATION MOS JAM LATCH |
| JPS58148977 | TESTING SYSTEM OF LOGICAL CIRCUIT |
Inventors:
Kazuya Taniguchi
Osamu Matsuura
Kazuo Ohno
Osamu Matsuura
Kazuo Ohno
Application Number:
JP2006091427A
Publication Date:
November 02, 2011
Filing Date:
March 29, 2006
Export Citation:
Assignee:
Fujitsu Semiconductor Limited
International Classes:
H03K19/00
Domestic Patent References:
| JP11083952A | ||||
| JP57178425A | ||||
| JP58069122A | ||||
| JP57125525A | ||||
| JP62131628A | ||||
| JP3069209A | ||||
| JP11126120A | ||||
| JP8008405A |
Attorney, Agent or Firm:
Hiroto Tanaka