Title:
情報処理装置、プログラム、および情報処理方法
Document Type and Number:
Japanese Patent JP6801460
Kind Code:
B2
Abstract:
An information processing apparatus includes a memory; and a processor coupled to the memory and the processor that creates module partitioning candidates of a plurality of software codes including one or more input nodes from a plurality of input nodes in a data flow graph and calculates a cost corresponding to a bit width of a signal line of the module partitioning candidates for each of the created plurality of module partitioning candidates, and selects one or more module partitioning candidates having a given cost from the plurality of module partitioning candidates as a partitioning target module based on the calculated cost.
More Like This:
| WO/2023/045093 | REDUNDANCY SYSTEM, REDUNDANCY MANAGEMENT METHOD, AND READABLE STORAGE MEDIUM |
| WO/2021/060059 | GENERATION APPARATUS, GENERATION METHOD, AND PROGRAM |
| WO/2023/183674 | INTERCONNECTIONS FOR MODULAR DIE DESIGNS |
Inventors:
Yutaka Tamiya
Application Number:
JP2017002530A
Publication Date:
December 16, 2020
Filing Date:
January 11, 2017
Export Citation:
Assignee:
富士通株式会社
International Classes:
G06F30/32
Domestic Patent References:
| JP2001142922A | ||||
| JP2000222442A | ||||
| JP2016014950A | ||||
| JP2012150631A |
Attorney, Agent or Firm:
Yu Sanada