Title:
アクセス不可能な入力／出力（Ｉ／Ｏ）デバイスとのプロセッサ通信を容易にするリレー・メカニズム
Document Type and Number:
Japanese Patent JP6938520
Kind Code:
B2
Abstract:
A method includes transmitting, by a first processing device, a signal to a second relay processing device. The signal includes a message for the second relay processing device to transmit a read command and/or a write command to an I/O device that is not accessible by the first processing device. The method also includes receiving, by the first processing device, an indication that the second relay processing device has transmitted the read command and/or the write command to the I/O device.
More Like This:
Inventors:
Laculine, Elliott
Kirk, David El
Krishna Mercy, Ananza Padmanava
Kirk, David El
Krishna Mercy, Ananza Padmanava
Application Number:
JP2018541197A
Publication Date:
September 22, 2021
Filing Date:
January 17, 2017
Export Citation:
Assignee:
Honeywell International Inc.
International Classes:
G06F13/38; G06F13/14; G06F13/42
Domestic Patent References:
| JP2007529825A |
Foreign References:
| WO2015179296A3 |
Other References:
株式会社バッファロー,新発売 IEEE1394、USB2.0、Gigabit LANの高速インターフェースを、わずか1枚で増設! 1枚3役“3in1”マルチファンクション インターフェースボード 新登場![online],Internet Archive,2006年01月01日,https://web.archive.org/web/20060101124753/http://buffalo.melcoinc.co.jp/products/new/2004/058_3.html,[2021年3月29日検索]
Attorney, Agent or Firm:
Shinjiro Ono
Osamu Yamamoto
Toru Miyamae
Motoharu Nakanishi
Naoki Ofusa
Osamu Yamamoto
Toru Miyamae
Motoharu Nakanishi
Naoki Ofusa