Title:
【発明の名称】自己診断非同期データ・バッファ
Document Type and Number:
Japanese Patent JPH10512693
Kind Code:
A
Abstract:
A self-diagnostic asynchronous data buffer includes an addressable buffer having a write address determined by a write counter and a read address determined by a read counter. A write clock controls storage into the buffer and updating of the write counter. A read clock controls reading from the buffer and updating of the read counter. The self-diagnostic asynchronous data buffer additionally has a test register, an address counter, and a state machine. To determine whether a hardware fault exists, the state machine compares the address counter output with the output of the write counter. When the two are equal, the next write to the addressable buffer causes the input data to also be stored in the test register. Next, the address counter output is compared with the output of the read counter. When the two addresses are equal, the output data from the addressable buffer is compared to the value stored in the test register. Inequality between these two values indicates a hardware fault. In an alternative embodiment, a parallel asynchronous data buffer operates by storing into a parity register a parity value of the input data, rather than the input data itself. When the address counter output is equal to the output address of the read counter, parity of the output data from the data buffer is computed and then compared with the value stored in the parity register. Inequality between these two values indicates a hardware fault.
Inventors:
Ernkel, Mats Nils Fredrick
Sar, Stephane Magnus
Sar, Stephane Magnus
Application Number:
JP52221396A
Publication Date:
December 02, 1998
Filing Date:
January 19, 1996
Export Citation:
Assignee:
Telefon Acty Boraget Elm Ericsson
International Classes:
G06F11/22; G06F5/10; G06F5/12; G06F11/10; G11C29/00; (IPC1-7): G06F5/06; G06F11/10; G06F11/22
Attorney, Agent or Firm:
Akira Asamura (3 outside)