Login| Sign Up| Help| Contact|

Patent Searching and Data


Document Type and Number:
Japanese Patent JPS6113304
Kind Code:
B2
More Like This:
JPS5997066LOGICAL CIRCUIT WITH TIME LIMIT SHORTENING FUNCTION
JP2760157[Title of Invention] LSI test method
JPS5760446VOLTAGE MARGIN TESTING METHOD
Inventors:
ARAI SHINICHI
Application Number:
JP151677A
Publication Date:
April 12, 1986
Filing Date:
January 12, 1977
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
HITACHI LTD
International Classes:
G06F11/24; G06F11/00; G11B5/00; G11B5/09; G11B20/10; G11B20/18; H03K9/00



 
Previous Patent: A disposal method for the voice activation in a meeting system and a meeting system

Next Patent: INTERPHONE WITH TELEVISION MONITOR