Login| Sign Up| Help| Contact|

Patent Searching and Data


Document Type and Number:
Japanese Patent JPS6346860
Kind Code:
B2
More Like This:
JPS61255444SYSTEM SUPERVISORY EQUIPMENT
JPS62217170COMBINATION LOGIC CIRCUIT TEST APPARATUS
Inventors:
HAYASHIDA TAKESHI
SEKI TAKEO
SHIRATA MITSUARI
Application Number:
JP22115082A
Publication Date:
September 19, 1988
Filing Date:
December 17, 1982
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
FUJITSU KK
NIPPON DENSHIN DENWA KK
International Classes:
G06F11/22; G06F11/34



 
Previous Patent: A receiving set, a receiving method, a sending set, and a transmission method

Next Patent: JPS6346861