Title:
ADDRESS INFORMATION DECIPHERING DEVICE
Document Type and Number:
Japanese Patent JP3516998
Kind Code:
B2
Abstract:
PURPOSE: To realize forwarding and stripping in a hardware system by converting the data stream of a packet received from an FDDI network into a sixteen bits format, recording it into CAM and decoding it.
CONSTITUTION: Destination address information is composed of six bytes and it is filled in CAM 100 for three times by sixteen bits. A first latch 82 latches D1 at the rise edge 102 of an odd latch control signal C1 and a second latch 84 latches D2 at the rise edge of an even latch control signal C2. An input latch 80 and an output latch 90 alternately latch eight bits data symbols from an eight bits data bus 50 and outputs them to a sixteen bits data bus. When such operation is repeated for three times and a destination address is filled in CAM 100, CAM 100 generates a decoding signal and sends it to CPU of a system. The forwarding of the packet is converted from eight bits into sixteen bits by a hardware system.
Inventors:
Cheon, Young-chang
Application Number:
JP25252294A
Publication Date:
April 05, 2004
Filing Date:
October 18, 1994
Export Citation:
Assignee:
SAMSUNG ELECTRON CO LTD
International Classes:
H03M9/00; H04L12/28; H04L29/06; G06F13/00; (IPC1-7): H04L12/28; G06F13/00; H03M9/00
Attorney, Agent or Firm:
伊東 忠彦
Previous Patent: SLOT UNIT OF OPTICAL FIBER CABLE
Next Patent: STRUCTURE AT PEAK PART OF AEROSOL CONTAINER
Next Patent: STRUCTURE AT PEAK PART OF AEROSOL CONTAINER