Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
AUTOMATIC EQUALIZER
Document Type and Number:
Japanese Patent JPS61187413
Kind Code:
A
Abstract:

PURPOSE: To decrease the time required for locking control by increasing/ decreasing largely at first a gain from the initial gain to an object gain and increasing/decreasing gradually by 1/2 of the preceding gain.

CONSTITUTION: The initial gain of a variable gain amplifier is set to the maxi mum or minimum gain and the gain is controlled by a control circuit discretely at a prescribed interval over a maximum of 2N stages. A discrimination circuit 2 inputs the output pulse S2 of the amplifier 1, the voltage is compared with a reference voltage, counts the number of output pulses in excess of the refer ence voltage for a prescribed time and outputs a discrimination signal representing the quantity through the comparison with the set value. The control circuit 5 outputs a signal to a switch drive circuit 4 so that the gain of the amplifier 1 is increased/decreased gradually as 2N-1, 2N-2...2, 1 from the initial gain toward the object gain. The circuit 4 controls the feedback quantity accord ingly. Thus, the locking control time is reduced and the gain control of 2N stages is finished by N times.


Inventors:
YONEHARA AKIHITO
Application Number:
JP2711585A
Publication Date:
August 21, 1986
Filing Date:
February 14, 1985
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NEC CORP
International Classes:
H03H7/01; H03H11/04; H04B3/14; (IPC1-7): H03H11/04
Domestic Patent References:
JPS56160117A1981-12-09
Attorney, Agent or Firm:
Naoki Kyomoto (2 outside)



 
Previous Patent: JPS61187412

Next Patent: TIMER CIRCUIT