To execute a block matching arithmetic processing at a high speed while inputting/outputting word data including data of plural pixels in the block matching arithmetic unit.
A right-rotation shift current block generating means 4 generates a right-rotation shift current block by rotating a current block to the right by two pixels each and stores the result to a current block storage part 10, a left-shift reference generating means 6 generates a left-shift reference area by shifting a reference area to the left by one pixel and stores it to a reference area storage part 11, a partial block matching arithmetic means 7 to execute block matching arithmetic processing in parallel for each partial block by dividing a block into two columns to obtain partial block matching arithmetic data. A total sum arithmetic means 9 selects partial block matching arithmetic data relating the same motion vector and calculates the total sum to obtain the block matching arithmetic processing result.
Next Patent: IMAGE CODER AND IMAGE DETECTOR