To more rapidly boost a voltage.
An NMOS capacitor 13 and a PMOS capacitor 18 for pumping up are connected in series with an output wiring 12. In a mid-point potential control circuit 20, a power source voltage VCC is connected to anode of a reverse-current preventive diode 22 and an node of a potential VM via a PMOS transistor 21, and a cathode of the diode 22 is connected to a ground line via a transistor 23. A control signal *BIN and a control signal AIN are respectively supplied to gates of the transistor 21 and the transistor 23. An end point potential control circuit 30 is connected between the gate of the transistor 23 and one end (VE) of the capacitor 18, and has inverters 31 and 32 connected in series. The signal *BIN is lowered at its level in response to a fall of an address transition detection signal AT.
Next Patent: DYNAMIC SENSE AMPLIFIER PROVIDED WITH BUILT-IN LATCH