Title:
BUS ARBITRATION SYSTEM
Document Type and Number:
Japanese Patent JP3541112
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To secure the acquisition of a bus use right to all bus masters within a fixed period even in a simple circuit structure and to prevent processing time for bus arbitration from increasing by allowing bus use for only one bus cycle to a bus master that has the highest priority in the group of bus masters which make a bus use request.
SOLUTION: In one bus cycle, any set of priority information storing means B1 to Bm is selected by a priority information selecting means 3. A use right of a bus is given to a bus master A1 to An that has the highest priority among sets of bus masters A1 to An that request bus use based on priority information of one selected set. Thereby weight is given to assignment of bus use right of the bus masters A1 to An and also, the highest priority is set to any set of priority information in all the bas masters A1 to An.
Inventors:
Koichi Sano
Shuhei Kato
Shuhei Kato
Application Number:
JP4975897A
Publication Date:
July 07, 2004
Filing Date:
February 17, 1997
Export Citation:
Assignee:
New Generation Co., Ltd.
International Classes:
G06F13/362; (IPC1-7): G06F13/362
Domestic Patent References:
| JP8129524A | ||||
| JP8235111A | ||||
| JP3053339A | ||||
| JP5274254A | ||||
| JP6139188A | ||||
| JP8171531A | ||||
| JP63216159A | ||||
| JP5143526A | ||||
| JP7244635A | ||||
| JP2010459A | ||||
| JP4225420A |
Attorney, Agent or Firm:
Yoshito Yamada
Previous Patent: PRODUCTION OF CARAMEL HAVING ANTIOXIDANT PROPERTY
Next Patent: MANUFACTURE OF CERAMIC RESISTOR
Next Patent: MANUFACTURE OF CERAMIC RESISTOR