Title:
【発明の名称】PLL回路
Document Type and Number:
Japanese Patent JP3136824
Kind Code:
B2
More Like This:
| WO/2004/027997 | PHASE-LOCKED LOOP |
| JPH1075175 | PLL CIRCUIT |
| WO/2005/020429 | BROADBAND MODULATION PLL, AND MODULATION FACTOR ADJUSTING METHOD THEREFOR |
Inventors:
Masamoto Masumoto
Takaaki Gyohten
Takaaki Gyohten
Application Number:
JP5684193A
Publication Date:
February 19, 2001
Filing Date:
March 17, 1993
Export Citation:
Assignee:
Matsushita Electric Industrial Co., Ltd
International Classes:
H03L7/197; (IPC1-7): H03L7/197
Domestic Patent References:
| JP3101313A | ||||
| JP5883435A | ||||
| JP62121842U |
Attorney, Agent or Firm:
Fumio Iwahashi (2 others)