To provide an inexpensive clock correcting circuit to be applied to a specified low power radio system, and also to provide a mobile body terminal, a base station device, and a clock correcting method.
As shown in Fig.4, the clock correcting circuit includes: a frequency data storage circuit for storing frequency data corresponding to a channel and outputting the frequency data corresponding to the channel to be designated by a channel selection signal; a frequency correcting circuit for calculating a frequency setting value by performing calculation with the use of a frequency correction value determined in response to circumferential temperature and the frequency data; a voltage control oscillator 421 for generating a first frequency, based on a clock signal; and a PLL 422 for generating a desired second frequency by performing calculation with the use of the first frequency and the frequency setting value.
COPYRIGHT: (C)2007,JPO&INPIT
JP2004166179A | 2004-06-10 | |||
JP2002164783A | 2002-06-07 | |||
JP2003069426A | 2003-03-07 | |||
JP2000509219A | 2000-07-18 | |||
JP2002325034A | 2002-11-08 | |||
JPS6335017A | 1988-02-15 | |||
JPH09289448A | 1997-11-04 | |||
JPS6132613A | 1986-02-15 | |||
JPS63217830A | 1988-09-09 | |||
JP2002353835A | 2002-12-06 |