To make it possible to reduce power consumption in operation at high frequency.
Power supply voltage is impressed to respective unit delay units in a unit delay unit group 61 through a power supply terminal 63 and power supply voltage is impressed from the terminal 63 to respective unit delay units in a unit delay unit group 62 through a power supply controlling switch 65. A forward pulse(FP) detection circuit 64 detects the propagation of an FP from an N step up to a step before the prescribed number of steps and outputs the detected result to the switch 65. Thereby when the FP is propagated to the (N+1)th step, power supply voltage is also supplied to the unit group 62. When the FP is not propagated up to the (N+1)th step, no power is supplied to the unit group 62, so that useless power consumption can be suppressed.
TODA HARUKI
FUSE TSUNEAKI
OWAKI YUKITO
Next Patent: ATTACHABLE/DETACHABLE CONTAINER FOR INFORMATION PROCESSOR