PURPOSE: To efficiently combine a vector arithmetic and a parallel execution by a loop slice, to improve an execution efficiency, and to shorten an executing time by executing the loop slice to a VL loop as a unit of PVL by a cyclic distribution system.
CONSTITUTION: A compiler 1 translates a source program 9, and generates an object program 10 including the parallel execution part of the vector arithmetic. A loop detecting part 5 detects a loop included in the source program 9, and a vectoring part 6 generates the vector arithmetic from the detected loop. A VL loop forming part 7 generates the VL loop about the generated vector arithmetic, and a VL loop slice part 8 executes the loop slice to each VL loop as the unit of a vector length (a physical vector length;PVL) at the execution by the cyclic distribution system. When executing the object program generated by the above processes after an executionable form, as the result of the loop slice, the PVL is parallel executed. Thus, it is possible to reduce the influence of a synchronizing process, to improve the efficiency of the parallel execution, and to shorten the executing time.
HOTTA KOICHIRO
NAGAKURA HIROSHI
YAMANAKA EIJI
| JPH01113867A | 1989-05-02 | |||
| JPH0298741A | 1990-04-11 |
Next Patent: STORAGE PROTECTION CONTROL SYSTEM FOR VECTOR PROCESSING SYSTEM