Title:
COMPILER AND COMPILE PROGRAM
Document Type and Number:
Japanese Patent JP2010191506
Kind Code:
A
Abstract:
To parallelize a loop having preceding reference data dependency.
An arrangement having preceding reference data dependency is set to be a work variable, the loop is generated, and after that, the execution sentence of the loop where the arrangement having the data dependency is replaced with the work variable is calculated.
Inventors:
TANIMURA YASUNOBU
Application Number:
JP2009032442A
Publication Date:
September 02, 2010
Filing Date:
February 16, 2009
Export Citation:
Assignee:
FUJITSU LTD
International Classes:
G06F9/45
Domestic Patent References:
| JPH0830561A | 1996-02-02 | |||
| JP2006268070A | 2006-10-05 | |||
| JPH08185325A | 1996-07-16 |
Other References:
JPN6013003829; 笠原博徳: '最適化並列コンパイラ技術の現状' 電子情報通信学会誌 第７３巻，第３号（通巻７９０号）, 19900325, ｐ．２６１, 社団法人電子情報通信学会
CSNG199901404013; 笠原博徳: '最適化並列コンパイラ技術の現状' 電子情報通信学会誌 第７３巻，第３号（通巻７９０号）, 19900325, ｐ．２６１, 社団法人電子情報通信学会
CSNG199901404013; 笠原博徳: '最適化並列コンパイラ技術の現状' 電子情報通信学会誌 第７３巻，第３号（通巻７９０号）, 19900325, ｐ．２６１, 社団法人電子情報通信学会
Attorney, Agent or Firm:
Yoshiyuki Osuga
virtue Tamio Ei
virtue Tamio Ei
Previous Patent: VEHICLE DRIVING SUPPORT DEVICE
Next Patent: PROGRAM, DEVICE AND METHOD FOR GENERATING DATA IN INSPECTION OF PROGRAM MODEL
Next Patent: PROGRAM, DEVICE AND METHOD FOR GENERATING DATA IN INSPECTION OF PROGRAM MODEL