Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
CONDUCTION TESTING OF POWER-INTERRUPTION-FREE LOW VOLTAGE CIRCUIT
Document Type and Number:
Japanese Patent JPS58155373
Kind Code:
A
Abstract:

PURPOSE: To judge the conduction of a circuit detecting a voltage generated in the neutral conductor with the ground with a local panel board by operating an earth relay mounted on a secondary side wire of a main switch gear at a substration with the adjustment of a variable resistance connected to the panel board while the power source wire is connected to various earth resistances through a resistance.

CONSTITUTION: In order to examine which light panel board, for example, the No.3 main switch gear 4 in a substation is connected to, first, a zero-phase current transformer 10 and an earth relay 9 is mounted to the secondary side of the main switch gear 4 and a circuit switch 7 is closed. Then, a variable resistance 11 of a local light panel board 6 is adjusted and it is observed if a voltometer 14 indicates when the value of an ammeter 12 is shifted to an integer value of the earth relay 9. When said test is implemented in the No.3 light panel board 6 connected to the main switch gear 4, the earth relay 9 operates and the voltometer 14 indicates only a drop in the voltage of, for example, a second- grade earth resistance. This makes it clear that the main switch gear 4 is connected to the No.3 light panel board 6.


Inventors:
OOTSUKA MASUO
Application Number:
JP3906382A
Publication Date:
September 16, 1983
Filing Date:
March 12, 1982
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
OTSUKA MASUO
International Classes:
G01R31/02; (IPC1-7): G01R31/02



 
Previous Patent: JPS58155372

Next Patent: TESTER FOR PRINTED CIRCUIT BOARD