Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
CONSTANT CHARGE OUTPUT CIRCUIT
Document Type and Number:
Japanese Patent JP2008193498
Kind Code:
A
Abstract:

To prevent an output charge amount from being affected by clock jitter by outputting a predetermined correct amount of charge to the input of one clock signal.

A current mirror circuit includes transistors M1 and M2, a switch SW1 is turned on after turning off a switch SW2 from a state where the switch SW1 is turned off and the switch SW2 is turned on, and charge corresponding to charge to be charged to a capacitor C1 is output from the transistor M2. A term when the switch SW1 is turned on and the switch SW2 is turned off is controlled so as to be longer than a time when voltage of both ends of the capacitor C1 is charged to voltage obtained by subtracting threshold voltage of the transistor M1 from a potential difference between VDD and GND.


Inventors:
NEMOTO RYUHEI
WAKUI TSUTOMU
Application Number:
JP2007026992A
Publication Date:
August 21, 2008
Filing Date:
February 06, 2007
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NEW JAPAN RADIO CO LTD
International Classes:
H03K17/16; H03K17/687; H03K19/0175; H03M1/82
Domestic Patent References:
JPS5160135A1976-05-25
JP2005039445A2005-02-10
JPH0589265A1993-04-09
JPH02104025A1990-04-17
JP2001119299A2001-04-27
Attorney, Agent or Firm:
Tsuneaki Nagao



 
Previous Patent: PORTABLE COMMUNICATION TERMINAL

Next Patent: OSCILLATION CIRCUIT