Title:
CONTROLLABLE FREQUENCY GENERATOR
Document Type and Number:
Japanese Patent JPH04248714
Kind Code:
A
Abstract:
PURPOSE: To improve the uniformity of a pulse interval in a frequency-divided output signal by simplifying the circuit configuration of a frequency generator. CONSTITUTION: This controllable frequency generator is provided with a pulse source OSC, post-connected digital frequency divider TL, and gate circuit TR connected between them. An output pulse column fA of the frequency-divider TL is introduced to a power converter which supplies a power to a load and the input side of a pulse rate multiplier PRM. The output side of this multiplier is connected with the control input side of the gate circuit TL. Each output pulse interrupts the gate circuit during the continuous time of one dock pulse of the pulse source. A calculator R introduces a control word corresponding to a desired frequency-division coefficient to the control input side STL of the frequency divider TL, and introduces a control word for operating the suppression of a prescribed pulse to the control input side SPRM of the pulse rate multiplier PRM. The frequency of the output pulse column fA is selected so that each half wave of load currents can be formed of pulses in the same integral number.
More Like This:
| JP3485449 | CLOCK FREQUENCY DIVIDING CHANGEOVER CIRCUIT |
| JPS5698940 | FREQUENCY DIVISION CIRCUIT |
| JPS6013576 | [Title of the Invention] Programmable counter |
Inventors:
EAHARUTO REERE
Application Number:
JP25687991A
Publication Date:
September 04, 1992
Filing Date:
October 04, 1991
Export Citation:
Assignee:
DEE II EE ENU EE ESU APARAATEB
International Classes:
H03K23/64; H03K23/66; (IPC1-7): H03K23/64
Attorney, Agent or Firm:
Toshio Yano (2 outside)