Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
CONTROLLER FOR BUFFER MEMORY
Document Type and Number:
Japanese Patent JPS5886634
Kind Code:
A
Abstract:

PURPOSE: To facilitate store judgement regarding plural line buffers by using a counter which counts up or down by one every time data is written in or read out of each line buffer.

CONSTITUTION: Every line of data (unit data) is written in a buffer memory 1 having line buffer parts 1WN according to the contents of a counter 2. On the writing of each line of data, a line buffer controlling part 3 allows the counter 2 to count up by one. Further, the reading of every line of data from the buffer memory 1 is carried out according to the contents of the counter 2. Every time, one line of data is read out, a line buffer data processing part 4 decreases the contents of the counter 2 by one.


Inventors:
SAITOU HIROICHI
Application Number:
JP18414681A
Publication Date:
May 24, 1983
Filing Date:
November 17, 1981
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
RICOH KK
International Classes:
G06F5/06; G06K9/20; G06T1/60; (IPC1-7): G06F5/06; G06K9/20
Domestic Patent References:
JPS54145442A1979-11-13
Attorney, Agent or Firm:
Kiyoshi Torii