To suppress a speed ripple with an irregular amplitude by creating a correction for suppressing the speed ripple of a synchronous motor due to a cyclic disturbance, based on a preset parameter.
The switch 22 of a cyclic disturbance corrector 19 is switched off, and a constant speed command Nref is inputted to rotate the synchronous motor 4. At this time, a cyclic disturbance correction signal h(θ) is not supplied to an adder 6 from the cyclic disturbance corrector 19, and it operates in the state where a speed ripple caused by the cyclic disturbance Txst is not suppressed. In such a state, a PC23 for adjustment of a controller fetches and monitors a current command Iref, and finds a phase adjustment amount θofst, an order B, and an amplitude function f(θ) with a motor rotational position θ as a variable, and generates h(θ)=f(θ) sin(B θ+θ+ofst) as a cyclic disturbance correction signal h(θ), based on this parameter, and adds it to the adder 6.
OHASHI TAKANORI
YONEMOTO SHINJI
YANADA TETSUO
MATSUMOTO YUTAKA
| JP2002223582A | 2002-08-09 | |||
| JPH01138991A | 1989-05-31 | |||
| JPH10191680A | 1998-07-21 |
Next Patent: STEP-UP DC-DC CONVERTER