Title:
COUNTING DEVICE
Document Type and Number:
Japanese Patent JPH0923159
Kind Code:
A
Abstract:
To reduce the power consumption of a time counting device using a high speed reference clock.
When time counting is not executed in a time counting device for counting gate time by countting up a reference clock CLK(CLKG) generated from a clock circuit CLK1 by a counter C2 during the significant period of a gate signal GATE proportional to a count value, the operation of the circuit CLK1 is stopped by a control signal CLKE, reducing power consumption.
More Like This:
| JPS58149824 | 【考案の名称】パルス幅検出回路 |
| JP4445114 | Jitter measuring device and its method |
| WO/2010/098460 | PHASE DETERMINING DEVICE AND FREQUENCY DETERMINING DEVICE |
Inventors:
YOSHIDA TAKASHI
OHATA HIROSHI
ASANUMA KENJI
OHATA HIROSHI
ASANUMA KENJI
Application Number:
JP17234695A
Publication Date:
January 21, 1997
Filing Date:
July 07, 1995
Export Citation:
Assignee:
FUJI ELECTRIC CO LTD
International Classes:
G01R29/02; H03K23/00; H03M1/60; (IPC1-7): H03M1/60; G01R29/02; H03K23/00
Attorney, Agent or Firm:
Kiyoshi Matsuzaki
Next Patent: DEVICE FOR COMPRESSING PICTURE AND SOUND