Title:
DATA TRANSFER CIRCUIT
Document Type and Number:
Japanese Patent JPH08228157
Kind Code:
A
Abstract:
PURPOSE: To provide the data transfer circuit for which it is not necessary to reset fixed data.
CONSTITUTION: This circuit is provided with the parallel fixed data, switch circuit 35 for selectively outputting the parallel input data, shift register 36. For this shift register 36, a first mode for parallelly loading the data selectively outputted by the switch circuit 35 and a second mode for serially outputting the loaded data are prepared.
Inventors:
HARUYAMA NOBUO
Application Number:
JP5516995A
Publication Date:
September 03, 1996
Filing Date:
February 20, 1995
Export Citation:
Assignee:
SONY CORP
International Classes:
H03M9/00; H04M1/72505; H04L1/00; H04M1/72502; (IPC1-7): H03M9/00; H04L1/00
Attorney, Agent or Firm:
Masami Sato
Previous Patent: METHOD AND EQUIPMENT FOR PARTIAL REPRESSING DIGITAL SIGNAL
Next Patent: SERIAL/PARALLEL CONVERTING CIRCUIT
Next Patent: SERIAL/PARALLEL CONVERTING CIRCUIT