To provide a delay apparatus capable of stably inserting a predetermined delay time into an input signal.
The present invention relates to a delay apparatus for outputting a delay signal obtained by delaying a delay object signal, comprising: a delay circuit for outputting a signal obtained by delaying the delay object signal; and an adjustment part which inputs to the delay circuit a signal of a logical value different from that of the delay object signal during at least a partial period and makes a ratio of the signal input to the delay circuit for each logical value closer to a reference ratio. The adjustment part inputs to the delay circuit the delay object signal and an inverted signal obtained by logically inverting the delay object signal while switching them.
JP2001282381A | 2001-10-12 | |||
JP2006197180A | 2006-07-27 | |||
JP2005038157A | 2005-02-10 | |||
JP2001111392A | 2001-04-20 |
Next Patent: BAND-REJECTION FILTER