Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
DEVICE FOR READING QUANTITY OF CHARGE SUPPLIED FROM PHOTODIODE HAVING SEMICONDUCTOR SUBSTRATE
Document Type and Number:
Japanese Patent JPH01276494
Kind Code:
A
Abstract:

PURPOSE: To obtain images having high quality in a matrix while averting the saturation of photodiodes PDs by eliminating the need for emptying a shift register many times and storing and accumulating the measured charges at the time of reading the charge quantities supplied from the matrix of the PDs.

CONSTITUTION: The shift register 10 has the stages common to n stages continuous for each of the respective PDs 1 and charge transfer means 16 for creating receptive potential wells in correspondence to the register and the PDs. The n-1 stage in the n stages forms n-1 pieces of the intermediate potential wells between the potential wells corresponding to the adjacent PDs in the same rows or columns as the rows or columns as the corresponding potential wells. The charge quantities of the wells for respective charge storage are considered in the register 10 after the accumulated charges and bias charges are transferred n times to the shift register 10 and are shifted n-1 times. A bias charge implanting means 17 has the charges inquired by the potential wells after the bias charges are implanted to all the wells of the register 10 so that the charge quantities to be read for the respective PDs are after n times of transfer of the accumulated charges. The high-quality matrix images are obtd. by averting the saturation of the PDs by such constitution.


More Like This:
Inventors:
PASUKARU PURIYUURUUDOREBUON
Application Number:
JP7164189A
Publication Date:
November 07, 1989
Filing Date:
March 23, 1989
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
THOMSON CSF
International Classes:
G11C27/04; G11C19/28; H01L27/148; (IPC1-7): G11C27/04
Domestic Patent References:
JPS6127676A1986-02-07
JPS5839386A1983-03-08
Attorney, Agent or Firm:
Takashi Koshiba



 
Previous Patent: MEMORY CONTROL SYSTEM

Next Patent: CONTROL SYSTEM FOR EEPROM