Title:
ディジタルフィルタ回路、信号処理装置およびディジタルフィルタ処理方法
Document Type and Number:
Japanese Patent JP6717204
Kind Code:
B2
Abstract:
Provided is a digital filter circuit in which a filter coefficient can be easily changed, for which circuit scale and power consumption can be reduced, and which carries out digital filter processing in a frequency domain. This digital filter circuit includes: a separating circuit for separating a first complex number signal, of a frequency domain that was subjected to Fourier transform, into a real number portion and an imaginary number portion; a filter coefficient generating circuit for generating a first frequency domain filter coefficient from a first input filter coefficient and a third input filter coefficient, and for generating a second frequency domain filter coefficient from a second input filter coefficient and the third input filter coefficient; a first filter that filters the separated real number portion using the first frequency domain filter coefficient; a second filter that filters the separated imaginary number portion using the second frequency domain filter coefficient; and a combining circuit for combining the output from the two filters.
More Like This:
| JPH11234087 | ACCURACY COMPENSATING METHOD FOR DIGITAL FILTER |
| JP3405156 | CONTROL METHOD AND DEVICE FOR ARRAY ANTENNA |
| WO/2002/047296 | ANALOG FILTER |
Inventors:
Mitsufumi Shibayama
Junichi Abe
Kohei Hosokawa
Junichi Abe
Kohei Hosokawa
Application Number:
JP2016570538A
Publication Date:
July 01, 2020
Filing Date:
January 14, 2016
Export Citation:
Assignee:
NEC
International Classes:
H03H17/02
Domestic Patent References:
| JP2011004264A |
Foreign References:
| WO2013125173A1 | ||||
| WO2013094308A1 |
Attorney, Agent or Firm:
Masahiko Desk
Naoki Shimosaka
Naoki Shimosaka