To reduce memory capacity for storing tap coefficients in a digital filter, including a plurality of multipliers for multiplying the tap coefficients, respectively, and an adder for adding multiplied outputs.
This digital filter includes: a plurality of tap compatible multipliers; an adder for adding the multiplied outputs of the multipliers; and memories storing a plurality of kinds of tap compatible tap coefficients corresponding to filter properties, and makes a filter waveform into a symmetrical wave to a center tap, wherein the memories are a plurality of taps corresponding memories collectively storing tap coefficients corresponding to the plurality of kinds of filter properties, respectively, to be compatible with taps, and store the tap coefficients in such a pattern that a pattern stored with tap coefficients which shifts the filter waveform in the positive direction or the negative direction to a center tap, is turned up to the upper and the lower or the right and left sides about a center tap position and a tap coefficient position of 0 shift of the filter waveform.
HAMANO MITSUHARU
OBA TAKESHI
Shoji Kashiwaya
Koichi Watanabe
Toshiro Ito
Next Patent: TRANSMITTING DEVICE AND TRANSMITTING METHOD