PURPOSE: To measure an error rate at reproduction by superimposing an error generating signal to measure an error rate onto an adjustment voltage from an antenna direction adjustment voltage terminal at the reproduction.
CONSTITUTION: An error correction circuit 6 implements error check in the unit of blocks by using a parity bit to implement error correction and gives an error generating signal to a superimposing circuit 12. The signal subjected to error correction is given to a PCM audio separation circuit 7, in which a PCM audio signal is separated from the inputted signal and the result is outputted from a PCM audio output terminal 7. After the PCM signal is separated, a synchronization blanking addition circuit 8 inserts digitally a synchronizing signal blanking period to the resulting signal, a D/A converter 9 restores the inserted signal into the video signal and it is outputted from a video signal output terminal 10. A radio wave received by a BS antenna 13 is selected by a BS tuner 14 and a voltage in response to the reception strength is fed to the superimposing circuit 12 as an antenna adjustment voltage and the error generating signal is superimposed onto the voltage and the result is outputted from an antenna adjustment use voltage output terminal 15.
株式会社日立画像情報システム
Next Patent: EXTENSION SYSTEM FOR COMMUNICATION EQUIPMENT USING FLAT COAXIAL CABLE