Title:
DIGITAL TRANSMITTING SYSTEM, TRANSMITTING APPARATUS, RECEIVING APPARATUS, AND DIGITAL TRANSMITTING METHOD
Document Type and Number:
Japanese Patent JP2006094051
Kind Code:
A
Abstract:
To execute error correcting process in the adequate constrained length in accordance with importance of digital data to be transmitted.
A Viterbi decoder 22 for executing the error correction decoding process in the same constrained length as the desired constrained length to the encoding data which has been demodulated digitally is selected from a plurality of Viterbi decoders 22 for digitally decoding the received encoding data and executing, to the digitally demodulated encoding data, the error correction decoding process in the constrained length corresponding to a plurality of convolutional encoders 12 of a transmitting apparatus.
Inventors:
UEDA SATOSHI
SHIMIZU TOSHIMASA
SHIMIZU TOSHIMASA
Application Number:
JP2004276029A
Publication Date:
April 06, 2006
Filing Date:
September 22, 2004
Export Citation:
Assignee:
SONY CORP
International Classes:
H03M13/41; H04L1/00
Domestic Patent References:
| JPH10336147A | 1998-12-18 | |||
| JPH0918450A | 1997-01-17 | |||
| JPH0653845A | 1994-02-25 | |||
| JPH05206871A | 1993-08-13 |
Attorney, Agent or Firm:
Akira Koike
Eiichi Tamura
Seiji Iga
Eiichi Tamura
Seiji Iga
Previous Patent: OPERATING INFORMATION TRANSMITTING SYSTEM AND METHOD THEREFOR
Next Patent: METHOD FOR CHECKING UNIFYING TAPE FOR CM BANK SYSTEM
Next Patent: METHOD FOR CHECKING UNIFYING TAPE FOR CM BANK SYSTEM