To provide a display device which can perform drive allowing an output buffer circuit of a video signal line drive circuit to have small circuit constitution, while employing a video signal line time-sharing drive system.
The periods when one set of six analog switches disposed in a liquid crystal panel are turned on (namely the HL periods of changeover control signals GSa to GSf) are so set as to have 1.1: 1,08:1.06:1.04:1.02:1 ratios. Thereby it is enough that the output buffer circuit of the video signal line drive circuit 300 has the driving capability necessary for charging a video signal line up to the desired potential within the shortest period (here, the H level period of the changeover control signal). Thereby, the chip size over the entire part of the video signal line drive circuit 300 is reduced, and a manufacturing cost and power consumption can be suppressed to a lower level.
Next Patent: DEVELOPING APPARATUS, PROCESS CARTRIDGE, AND IMAGE FORMING APPARATUS