Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
ELECTRIC MULTILAYER COMPONENT
Document Type and Number:
Japanese Patent JP2011066439
Kind Code:
A
Abstract:

To provide an electric multilayer component having a higher integration density that has significantly reduced parasitic capacitances and inductances on one hand, and allows especially simple and space-saving mounting on a print board on the other hand.

The electric multilayer component has a substrate constructed using stacked dielectric material layers, wherein multiple conductive electrode areas are arranged in the substrate at intervals between the dielectric layers, and electrodes are formed in the electrode areas. Furthermore, at least two solder balls (bumps) are arranged on the surface of the substrate for electrical contact of the component, each bump being connected in an electrically conductive way to at least one electrode via a through contact arranged in the substrate, so that first and second electrode stacks are formed, each of the electrode stacks contacting only one solder ball.


More Like This:
JP6844980Dielectric compositions, dielectric ceramics and capacitors
JPH0574653MANUFACTURE OF CERAMIC CAPACITOR
JP2015026840CERAMIC ELECTRONIC COMPONENT AND TAPING ELECTRONIC COMPONENT SERIES
Inventors:
FEICHTINGER THOMAS
PUDMICH GUENTER
BRUNNER SEBASTIAN
KLEEWEIN ALOIS
KRUMPHALS ROBERT
Application Number:
JP2010250256A
Publication Date:
March 31, 2011
Filing Date:
November 08, 2010
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
EPCOS AG
International Classes:
H01G4/30; H01C1/144; H01C7/04; H01C7/10; H01C7/112; H01C7/18; H01G4/12; H01G4/232
Domestic Patent References:
JP2001148324A2001-05-29
JPH07240339A1995-09-12
JPH11186098A1999-07-09
JPS6212116A1987-01-21
JPH09180907A1997-07-11
JP2003077756A2003-03-14
JPS5917227A1984-01-28
JPH0794358A1995-04-07
JPS60158612A1985-08-20
JP5021294B22012-09-05
JPS6020137U1985-02-12
JP2001118746A2001-04-27
JPH09115413A1997-05-02
JP2001189234A2001-07-10
JPH02230798A1990-09-13
JPH10270282A1998-10-09
Attorney, Agent or Firm:
Takuya Kuno
Toshio Yano
Kimihiro Hoshi
Hiroyasu Ninomiya
Einzel Felix-Reinhard



 
Previous Patent: DEVICE AND METHOD FOR BONDING SEMICONDUCTOR CHIP

Next Patent: LITHOGRAPHIC APPARATUS AND DEVICE MANUFACTURING METHOD